# **Power Estimation Using Probability Polynomials**

JOSÉ COSTA jccc@algos.inesc-id.pt LUIS SILVEIRA lms@inesc-id.pt *Institute for Systems and Computer Engineering, Technical University of Lisbon, R Alves Redol, 9 Lisbon, Portugal*

SRINIVAS DEVADAS devadas@mit.edu *Computer Science and Artificial Intelligence Laboratory, Massachusetts Institute of Technology, 32 Vassar Street, Cambridge, MA 02139, USA*

#### JOSÉ MONTEIRO jcm @inesc-id.pt

*Institute for Systems and Computer Engineering, Technical University of Lisbon, R Alves Redol, 9 Lisbon, Portugal*

**Abstract.** We describe a method of polynomial simulation to calculate switching activities in a general-delay logic circuit. This method is a generalization of the exact signal probability evaluation method due to Parker and McCluskey, which has been extended to handle temporal correlation and arbitrary transport delays. The method can target both combinational and sequential circuits.

Our method is parameterized by a single parameter *l*, which determines the speed-accuracy tradeoff. *l* indicates the depth in terms of logic levels over which spatial signal correlation is taken into account. This is done by only taking into account reconvergent paths whose length is at most *l*. The rationale is that ignoring spatial correlation for signals that reconverge after many levels of logic introduces negligible error. When  $l = L$ , where *L* is the total number of levels of logic in the circuit, the method will produce the exact switching activity under a zero delay model, taking into account all internal correlation.

We present results that show that the error in the switching activity and power estimates is very small even for small values of *l*. In fact, for most of the examples, power estimates with *l* = 0 are within 5% of the exact. However, this error can be higher than 20% for some examples. More robust estimates are obtained with  $l = 2$ , providing a good compromise between speed and accuracy.

**Keywords:** power estimation, switching activity, logic circuits, probability polynomials, transition probability, correlation

#### **1. Introduction**

Power dissipation has become a major parameter for many VLSI designs. Two independent factors have led to this power concern. One factor is the autonomy of portable devices. For a portable device to be successful in the market, it must have long autonomy and small size. Large batteries cannot be used in order to keep the size small, hence the need for low power designs. The other factor is related to heat dissipation problems. As the feature size reduces, the design density increases, thus increasing the number of power dissipating devices per area. Also, the smaller sizes reduce the propagation delay, allowing for higher clock frequencies, which in turn increase power dissipation.

During the design process, several alternative designs may need to be evaluated and compared. In particular, when targeting low power circuits, a power estimation tool is required to obtain a fast estimation for the different designs.

Power estimation can be done at different levels of design. The higher the abstraction level, the faster the estimation process, yet the lower the accuracy. In our work we focus

more on gate-level power estimation. Although the absolute power estimate may not be very accurate, the estimates are accurate enough in relative terms, permitting a safe comparison of different designs.

Despite the increase in the static power consumption due to leakage current, the switching activity of the gates is still the primary factor in the power consumption of CMOS circuits [17]. Under some generally accepted simplifying assumptions [7], power dissipation at the output of some gate *i* in a gate-level circuit description can be approximately computed using

$$
P_i = \frac{1}{2} \cdot C_i \cdot V_{\text{DD}}^2 \cdot f \cdot N_i \tag{1}
$$

where  $V_{DD}$  is the supply voltage,  $f$  is the clock frequency,  $C_i$  represents the load capacitance of the gate and  $N_i$  is the gate's switching activity, i.e., the average number of gate output transitions per clock cycle. Under this model, the power estimation process reduces to computing the switching activity  $(N<sub>i</sub>)$  of the gates in the circuit, as the other parameters can be easily extracted from the circuit.

Many different techniques have been proposed to compute the switching activity in combinational logic circuits [14]. There are two major approaches:*simulation-based* techniques, which simulate the circuit with as many input vectors as needed to achieve some predefined accuracy; *probabilistic* techniques, which propagate user-specified input probabilities through the circuit. Probabilistic techniques can in principle be more efficient since they only require the propagation of a single value through the circuit. However, issues such as spatial and temporal correlation may hinder the effectiveness of the methods.

We describe a method of *polynomial simulation* to calculate switching activities in a general-delay logic circuit [5] which has been extended to handle sequential circuits. This method is a generalization of the exact signal probability evaluation method due to Parker and McCluskey [18], which has been extended to handle temporal correlation and arbitrary transport delays. This method can be applied to both combinational and sequential circuits.

Our method is parameterized by a single parameter *l*, which determines the speedaccuracy tradeoff. *l* indicates the depth in terms of logic levels over which signal correlation is taken into account. This is done by only taking into account reconvergent paths whose length is at most *l*. When  $l = L$ , where L is the total number of levels of logic in the circuit, the method will produce the exact switching activity under a zero delay model, taking into account all internal signal correlation. Under a generic delay model, the method although very close, is still not exact due to temporal correlation issues.

The rationale behind our approximation scheme is that spatial correlation between internal signals is more important when paths reconverge within a few logic levels. This observation implies that only small errors are introduced when signal independence is assumed for two or more signals, which share input variables and meet after a large number of logic levels.

We present results that show that the error in the switching activity and power estimates is very small even for small values of *l*. In fact, for combinational circuits and for most of the examples we tried, power estimates are within 5% error of the exact. However, this error can be higher than 20% for other examples. Robust estimates are obtained with  $l = 2$ , providing a good compromise between speed and accuracy.

In the particular case of sequential circuits previously proposed techniques were limited in the size of the circuits they could handle. Using the approximation proposed will allow

sequential power estimation to be applied to very large circuits. The results for sequential power estimation show that with  $l = 2$ , the error in the switching activity estimation is less than 6%, with very fast execution times.

This paper is organized as follows. In Section 2, we describe several issues on the computation of signal statistics. In Section 3, we survey previous work on probabilistic switching activity estimation and discuss how it relates to our own. We describe the polynomial simulation method in Section 4. We introduce in Section 5 the concept of dominators and super-gates, concepts used in our approximation scheme. The approximation algorithm based on limited circuit depth signal correlation is presented in Section 6. In Section 7, we extend the method to handle sequential circuits. In Section 8, we provide a set of experimental results that show that with this approximation method very accurate power and node switching estimates can be achieved even for small values of*l*. We present some conclusions in Section 9.

## **2. Issues on the Computation of Signal Statistics in Logic Circuits**

The accuracy of the results in power estimation depend on how three factors are handled. Those factors are the spatial and temporal correlation, and the delay model used. A more detailed analysis of these issues can be found in [11].

#### *2.1. Spatial Correlation*

In signals that are not independent the correlation between those signals is called spatial correlation.

Consider the circuit in Figure 1. We are interested in computing the probability of signal *z* having the logic value 1,  $p_z^1$ . So, we have the following expressions:

$$
p_w^1 = p_x^1 \cdot p_y^1
$$
  

$$
p_z^1 = p_w^1 \cdot p_y^1.
$$

From Figure 1 we can see that the inputs of gate *z* are not independent. Both inputs depend on the signal *y*. Assume that the primary inputs, *x* and *y*, are independent and  $p_x^1 = p_y^1 = 0.5$ . If we propagate only numerical values we get  $p_w^1 = 0.25$  and  $p_z^1 = 0.125$ . In this case the spatial correlation is not taken into account. If we do not replace  $p_w^1$  by its numerical value, consequently taking into account the spatial correlation, we obtain  $p_z^1 = p_x^1 \cdot p_y^1 \cdot p_y^1 = p_x^1 \cdot p_y^1$ . The final result is thus  $p_z^1 = 0.25$  which is the correct value since the circuit can be reduced



*Figure 1*. Simple circuit with spatial correlation between signals.



*Figure 2*. Periodic signal.

to an AND gate. Thus, not accounting for spatial correlation can introduce significant errors in the calculations.

The problem with spatial correlation is that the information that has to be stored in memory (in our example we had to store the probability polynomial of signal  $w$ ) increases when we go through the circuit from primary inputs to primary outputs. Spatial correlation is related to the existence of reconvergent paths. Thus, taking into account spatial correlation is virtually impossible in circuits with a great number of reconvergent paths.

#### *2.2. Temporal Correlation*

In power estimation methods we are interested in the number of transitions of the signals. With the number of transitions per clock cycle we can use Expression 1 to compute the power. In probabilistic methods we use the probability of a signal making a transition to compute the number of transitions. The temporal correlation give us information about the transitions of a signal.

In Figure 2 we have a signal with a period of eight clock cycles. The vertical lines show us the clock. We can see that the probability of the signal being at logic level 1 is  $p<sup>1</sup> = 0.5$ . Assuming only that, thus ignoring temporal correlation, we can compute the transition probabilities:



where  $p^{00}$ ,  $p^{01}$ ,  $p^{10}$  and  $p^{11}$  correspond to the probability that the signal stays low, makes a low to high transition, makes a high to low transition and stays high, respectively.

By taking a closer look at the signal in Figure 2 we can see that for each period of the signal, we have one cycle where the signal stays low, three cycles with a low to high transition, three cycles with a high to low transition and one cycle where the signal stays high. Thus, being eight the number of clock cycles per period, we have:

$$
p^{00} = 1/8 = 0.125
$$
  
\n
$$
p^{01} = 3/8 = 0.375
$$
  
\n
$$
p^{10} = 3/8 = 0.375
$$
  
\n
$$
p^{11} = 1/8 = 0.125.
$$

So, by not using all the information of the signal, in this case the temporal correlation, some error is introduced. Using temporal correlation, the transition probabilities are correctly



#### *Figure 3*. Circuit with glitches.



*Figure 4*. Signals from circuit of Figure 3.

computed. To obtain the number of transitions per clock cycle we just add the two probabilities  $p^{01}$  and  $p^{10}$ . So, in this example the average number of transitions per clock cycle is  $p^{01} + p^{10} = 0.75$ .

#### *2.3. Delay Model*

The simplest way to model the gate delay is to assume zero delay in all the gates. Meaning that the delay of the signal from the input of a gate to its output is zero and all the gates switch instantaneously. So, each gate has a maximum of one transition per clock cycle. One of the main causes of power dissipation in digital circuits is due to glitches [6]. These glitches occur due to the fact that a non zero delay model can cause the appearance of two, or more, inputs of a gate to have transitions at different time instants.

In Figure 3 we have a circuit in which we assume that the delay for both gates is 1 (unit delay model). A low to high transition in the primary input *x* causes an undesirable glitch in the primary output *z*. This can be seen in Figure 4.

Thus, the modeling of gate delays in power estimation is of crucial significance. To obtain exact results we must use a generic delay model with the gate delays given by a library of gates. On the other hand, the use of a generic delay model increases the memory necessary for the computation and the time consumed.

#### **3. Previous Work on Logic Level Power Estimation**

There has been a great deal of work in the area of power estimation in the past few years. We describe some representative approaches in this section.

# *3.1. Zero-Delay Signal Probability Evaluation*

Signal probability evaluation methods compute the probability that a Boolean function will evaluate to a 1 on a randomly applied input vector. They model Boolean functionality and disregard circuit delays. The earliest method of signal probability evaluation is the Parker-McCluskey method [18] upon which our method is based. Various other methods to approximate signal probability for testability applications have been proposed.

The use of probabilities to estimate power was first proposed by Cirit [4]. In this work, both signal spatial and temporal correlation are ignored. The transition density work of Najm [13] introduces temporal correlation, but still ignores correlation between internal signals. Improvements to the basic strategy [8] model some internal correlation, but do not serve as a basis for an exact method. In [10], signal probability evaluation and power estimation is based on pairwise correlations between signals. This results in efficient estimation schemes, however, correlation between triplets of signals is ignored. Our method takes into account correlation between two or more signals; our approximations are based on the depth of reconvergence between these multiple signals. The Boolean Approximation Method [22] uses the first term in the Taylor series expansion to efficiently compute signal probabilities taking into account some internal correlation.

Recent work by Cheng generalizes the Parker-McCluskey method to handle transition probabilities by using four-valued variables rather than Boolean variables [2]. The proposed method can be used to obtain exact switching activities for the zero delay model, but no generalization to handle gate delays was made. Methods to improve the efficiency of zero delay switching activity estimation based on the notion of super-gates were described by Cheng.

#### *3.2. General-Delay Switching Activity Estimation*

Methods limited to zero-delay models do not account for spurious transitions (glitching) at the output of a gate. Due to different input path delays, gates may switch more than once during a clock cycle. In order to model general-delay transport delays, Najm proposes in [15] propagating probability waveforms through the circuit. These represent the time instants where nodes can toggle, together with information about static signal probability between these instants. Still, correlation between internal signals is ignored. Tsui [21] extends Najm's method by including some correlation coefficients in the probability waveforms.

In [12], Boolean functions representing all possible logical values at each time point for each gate are computed, and the probability of switching activity is evaluated by XOR'ing consecutive time instants. The method relies on the creation of a symbolic network which can become quite large. To perform exact switching activity estimation, BDDs [1] have to be created for each output of the symbolic network, which can be very time-consuming. To handle transition probabilities at primary inputs the method requires constraints on the BDD ordering, which further reduces efficiency. However, when assuming that the primary inputs have no temporal correlation, the symbolic simulation method is useful in calibrating approximation strategies since it is an exact method for a given gate delay and capacitance models.

# **4. Exact Method**

We base the computation of the switching activity at each node in the circuit on the Parker-McCluskey method [18]. A desirable feature of this method is that spatial correlation of internal signals is accurately taken into account. In this section we describe this method and its extension to handle temporal correlation and generic delays.

#### *4.1. The Parker-McCluskey Method*

Consider a Boolean function *f* with inputs  $x_1, \ldots, x_N$ . The Parker-McCluskey method generates a polynomial that represents the probability that the gate output is a 1, for each gate in the circuit. It follows basic rules for propagating polynomials through logic gates.

*Definition 1*. Given a polynomial  $P(x_1, \ldots, x_N)$ , the function supexp(P) is defined as the polynomial resulting from replacing each  $x_i^k \in P$  with  $x_i$  for all  $k > 1$ .

For example, if  $P = x_1^2 + x_1 \cdot x_2$ , supexp( $P$ ) =  $x_1 + x_1 \cdot x_2$ .

Given a polynomial  $P_g$  for gate  $g$ , if  $g$  is an input to an inverter, the polynomial for the output of the inverter is  $1 - P_g$ . Given polynomials  $P_{g_1}$  and  $P_{g_2}$  at the inputs of an AND gate *h*, the polynomial for the output of the AND gate will be  $P_h = \text{supexp}(P_{g_1} \cdot P_{g_2})$ . For an OR gate,  $P_h = 1 - \text{supexp}((1 - P_{g_1}) \cdot (1 - P_{g_2})) = P_{g_1} + \text{supexp}((1 - P_{g_1}) \cdot P_{g_2}).$ 

We begin with the primary input polynomials  $x_1$  through  $x_N$ , and traverse the circuit from inputs to outputs to obtain  $P_f(x_1, \ldots, x_N)$ . Given a probability value for each  $x_i$ , namely  $pr(x_i)$ ,  $pr(f) = P_f(pr(x_1), \ldots, pr(x_N)).$ 

# *4.2. Transition Probabilities*

The Parker-McCluskey algorithm can be generalized to work with transition probabilities [2].

Each input  $x_i$  has four probability variables corresponding to the input staying low, making a rising transition, making a falling transition, and staying high. These are  $x_i^{00}$ ,  $x_i^{01}$ ,  $x_i^{10}$ , and  $x_i^{11}$ , respectively. For each gate *g*, we now have four polynomials  $P_g^{00}$ ,  $P_g^{01}$ ,  $P_g^{10}$ , and  $P_g^{11}$ , corresponding to the probability that the gate stays low, makes a rising transition, makes a falling transition, and stays high, respectively. We will refer to these four polynomials as the *polynomial group* for a gate.

Table 1 gives the simulation tables of an AND gate and an inverter. These tables can be used to obtain the basic rules for computing the polynomial group for the output of each gate. The polynomial group for the output of an inverter *h* with input *g* is simply a re-ordered version of the input polynomial group.

$$
P_h^{00} = P_g^{11} \t P_h^{01} = P_g^{10}
$$
  

$$
P_h^{10} = P_g^{01} \t P_h^{11} = P_g^{00}
$$

	AND $0 \rightarrow 0$ $0 \rightarrow 1$ $1 \rightarrow 0$ $1 \rightarrow 1$		Inverter
	$0 \rightarrow 0$		$0 \rightarrow 0$ $1 \rightarrow 1$
	$0 \rightarrow 1$ $0 \rightarrow 0$ $0 \rightarrow 1$ $0 \rightarrow 0$ $0 \rightarrow 1$		$0 \rightarrow 1 \qquad 1 \rightarrow 0$
	$1\rightarrow 0$ $0\rightarrow 0$ $0\rightarrow 0$ $1\rightarrow 0$ $1\rightarrow 0$		$1 \rightarrow 0$ $0 \rightarrow 1$
	$1\rightarrow 1$ $0\rightarrow 0$ $0\rightarrow 1$ $1\rightarrow 0$ $1\rightarrow 1$		$1 \rightarrow 1$ $0 \rightarrow 0$

*Table 1*. Simulation Calculus for an AND Gate and Inverter

For an AND gate  $h$  with inputs  $g_1$  and  $g_2$  we will compute:

$$
P_h^{00} = \text{supexp}(P_{g_1}^{00} + (P_{g_1}^{01} + P_{g_1}^{10} + P_{g_1}^{11}) \cdot P_{g_2}^{00} + P_{g_1}^{01} \cdot P_{g_2}^{10} + P_{g_1}^{10} \cdot P_{g_2}^{01})
$$
  
\n
$$
P_h^{01} = \text{supexp}(P_{g_1}^{01} \cdot P_{g_2}^{01} + P_{g_1}^{01} \cdot P_{g_2}^{11} + P_{g_1}^{11} \cdot P_{g_2}^{01})
$$
  
\n
$$
P_h^{10} = \text{supexp}(P_{g_1}^{10} \cdot P_{g_2}^{10} + P_{g_1}^{10} \cdot P_{g_2}^{11} + P_{g_1}^{11} \cdot P_{g_2}^{10})
$$
  
\n
$$
P_h^{11} = \text{supexp}(P_{g_1}^{11} \cdot P_{g_2}^{11})
$$

# *4.3. Gate Delay Effects and Polynomial Waveforms*

We propose an important generalization of the Parker-McCluskey method to handle gate delays in this section. This will directly lead to an exact power estimation algorithm, since we just have to sum up the values of appropriate polynomials to obtain the average switching activity at any gate in the circuit.

We will always be manipulating polynomial groups henceforth, and for clarity, we will represent the polynomial group  $\{P_g^{00}, P_g^{01}, P_g^{10}, P_g^{11}\}$  as  $P_g$ . At each gate output we will have a waveform of polynomial groups, termed a *polynomial waveform*, where each group represents the conditions at the gate output at a particular time instant. We denote the polynomial group for gate *g* at time instant *t* as  $P_g[t]$ .

For example, in the simple circuit of Figure 5, with unit gate delays we will have, for the various signals, the following polynomial waveforms,

> *x*: *Px* [0] *y*: *Py* [0]  $v: P_v[0]$  $w: P_w[0], P_w[1]$ *z*: *Pz*[1], *Pz*[2]

representing the different time instants that each input/gate can make transitions.



*Figure 5*. Unit-delay example circuit.

POWER ESTIMATION USING PROBABILITY POLYNOMIALS 27

# Polynomial\_Simulation (Network)

1. Initialize\_Polynomial\_Waveforms ( $PIs$  ( $Network$ ); 2.  $Gates = TopologicalSort(*Network*)$ ; 3. for each  $g_i$  in Gates { 4.  $\Delta =$  delay of  $g_i$ ; 5.  $TimePts = \text{NIL(LIST)}$ ; 6. for each input  $g_j$  of  $g_i$  ( $g_{i_1}, \dots, g_{i_m}$ ) { for each time point  $(k, P_{g_i}[k])$  of  $g_j$  { 7. 8. InsertInOrder (*TimePts*,  $(k, P_{g_i}[k])$ ); 9.  $\mathcal{E}$ 10. for each new time point  $k$  in  $TimePts \{$ 11.  $P_{g_i}[k+\Delta] = G_i(P_{g i_1}[k], \cdots, P_{g i_m}[k])$ ;  $12.$ 13.  $14.$ }

*Figure 6*. Pseudo-code for the polynomial simulation algorithm.

We need a polynomial simulation algorithm that can simulate a gate-level network with arbitrary gate delays. Given primary input polynomial waveforms the algorithm should generate polynomial waveforms for each gate output. Such an algorithm is described in pseudo-code in Figure 6.

The simulator processes one gate at a time, moving from the primary inputs to the primary outputs of the circuit. For each gate  $g_i$ , an ordered list of the possible transition times of its inputs is first obtained. Then, possible transitions at the output of the gate are derived, taking into account transport delays from each input to the gate output.

It is possible that the polynomial for some input  $g_{i_j}$  has not been computed for a given time point *k*. This simply means that node  $g_{i_j}$  does not make a transition at this particular instant. In this case, the polynomial group for  $g_i$  at instant  $k$  is obtained from the latest existing polynomial group for  $g_i$  prior to  $k$ . If the instant corresponding to this polynomial is *m*, then

$$
P_{g_{ij}}^{00}[k] = P_{g_{ij}}^{00}[m] + P_{g_{ij}}^{10}[m]
$$
  
\n
$$
P_{g_{ij}}^{01}[k] = P_{g_{ij}}^{10}[k] = 0
$$
  
\n
$$
P_{g_{ij}}^{11}[k] = P_{g_{ij}}^{11}[m] + P_{g_{ij}}^{01}[m]
$$

The polynomial group for instant  $k$  can equally be computed from the polynomial immediately after instant *k*.

#### **5. Graph Dominators and Super-Gates**

The Parker-McCluskey algorithm cannot be used on large circuits, since it involves "collapsing" the circuit into two levels. *Super-gates* have been proposed [2, 19] to reduce the



*Figure 7*. Handling spatial correlation. (a) Taking into account spatial correlation. (b) Ignoring spatial correlation.

size of the polynomials and still obtain an exact solution. We review this concept together with the more generic concept of *graph dominators* in this section.

#### *5.1. Zero-Delay Model*

In propagating signal probabilities through a logic circuit, spatial correlation measures how the probabilities of the inputs to a gate are related. In a logic circuit, this is determined by what primary inputs are common to the support (The *support* of a logic function is the set of primary inputs that the function depends on.) of the inputs to the gate. If the supports are disjoint, then the probabilities of the inputs are independent.

In the Parker-McCluskey method, spatial correlation is handled by the *supexp* operator (cf. Definition 1). All polynomials are a function of the primary inputs. When some gate depends on logic signals that share some primary inputs, the method is able to detect the common variables and the exponent is suppressed, as depicted in Figure 7(a).

The complexity of the polynomials can be reduced by substituting some variables by their probability values. This procedure reduces the number of variables in some terms of the polynomial, creating a constant factor for that term. For example, if we substitute the probability of  $x_1$  in polynomial  $x_1 \cdot x_3 + x_2 \cdot x_3$ , we obtain the polynomial pr( $x_1$ )  $\cdot x_3 + x_2 \cdot x_3$ . If additionally we do the same for  $x_2$ , the polynomial becomes  $pr(x_1) \cdot x_3 + pr(x_2) \cdot x_3 = k \cdot x_3$ .

However, in this process we have lost information about the polynomial depending on the substituted variables. If these variables are present in any reconvergent path in the transitive fanout of the current gate, some error is introduced since the probability of the same variable will be multiplied, as in Figure 7(b). On the other hand, if we determine that some variable will not be present in any reconverging signal, then under a zero-delay model the method is still exact (this may not be true for a general delay model, which we analyze in the next section).

It is useful to introduce the concept of *graph dominator* [9].

*Definition 2.* A vertex v *dominates* another vertex  $w \neq v$  in a directed graph G if every path from the root vertex to  $w$  contains  $v$ .

Thus, if we determine that a given gate  $g$  is the dominator of some primary input  $i$  as seen from a primary output, then we can substitute the probabilities corresponding to this input *i* in the polynomials at gate *g*. Under a zero-delay model no error is introduced since we know that no reconvergent signal in the transitive fanout of *g* will depend on *i*.

*Super-gates* have previously been proposed [2, 19] to reduce polynomial complexity. Super-gates are significantly more constrained in that they require the gate to be a dominator



*Figure 8*. Variable substitution under a general-delay model.

for all the primary inputs in its support. However, when found, super-gates have the important property that the polynomials are reduced to the independent term (i.e., constants) and thus can be treated as primary inputs.

### *5.2. General-Delay Model*

Under a general-delay model, substituting variables at dominator nodes is no longer an exact procedure. For every node in the circuit there will be a polynomial corresponding to each time point where the node can make a transition. These polynomials will necessarily be a function of some common variables. It is possible that in the transitive fanout of a node, polynomials corresponding to different time points are operated together. If a variable has been substituted by its probability value, an error will be introduced because correlation due to this variable has been ignored.

To illustrate this point, in the somewhat contrived circuit of Figure 8 node *u* is a dominator for node *x*. For simplicity assume a unit-delay model, although the following observations apply equally well to the general-delay model. At node *u* we have polynomials corresponding to instants 1 and 2, both a function of  $P_x[0]$  and  $P_y[0]$ , respectively  $P_u[1](P_x[0], P_y[0])$ and  $P_u[2](P_x[0], P_y[0])$ . If the variable  $P_x[0]$  is replaced by its numerical value, thus obtaining  $P'_u[1](P_y[0])$  and  $P'_u[2](P_y[0])$ , the *temporal* correlation between  $P'_u[1]$  and  $P'_u[2]$ due to *x* is lost. In this circuit, error will be introduced at node *z* where, because of the reconvergent path starting at node q,  $P'_u[1](P_y[0])$  and  $P'_u[2](P_y[0])$  will be operated with each other due to the different delays from *q* to *z*.

Also evident in the above example is the error introduced by super-gates. Gates *A*, *B* and*C* in Figure 8 form a super-gate. However, node *q* cannot be treated exactly like a primary input since there are three time instants at which  $q$  can make a transition. Further, if all variables are substituted, we lose all information about the correlation between these three instants.

### **6. Approximation Based on Limited Depth Spatial Correlation**

It has been our experience that dominators (and consequently super-gates) are not very common in a general logic circuit [5]. In most circuits, due to a high degree of reconvergent paths, dominators of primary inputs exist only close to the primary outputs. This severely restricts their usefulness in the switching activity estimation process.

We describe a parameterizable approximation scheme, based on approximate dominators, that is able to handle large circuits and still obtain accurate estimates for power and switching activity.

#### *6.1. Basis for the Approximation*

One important observation behind our approach is that spatial correlation is more important if the reconvergence of paths happens within a few logic levels. Consider two paths starting at some primary input *a* that reconverge at some node *b*. The polynomials at the inputs  $b_1, b_2$  of *b* will in general have some terms dependent on the polynomials at *a* and other terms independent of them,

$$
P_{b_1} = \alpha + \beta P_a \quad P_{b_2} = \gamma + \delta P_a
$$

where  $\alpha$ ,  $\beta$ ,  $\gamma$  and  $\delta$  are functions of other primary inputs.

When node *b* is close to *a* in terms of logic levels, most terms in  $P_{b_1}$  and  $P_{b_2}$  will contain *P<sub>a</sub>*, thus  $\alpha \ll \beta$  and  $\gamma \ll \delta$ . On the other hand, if *b* is at a high logic level, the fraction of terms that depend on  $P_a$  is smaller. Therefore,  $\alpha \gg \beta$  and  $\gamma \gg \delta$ .

Substituting the probability value of *a* will always introduce some error because in generating the polynomial at *b*, the probability of *a* is squared when multiplying terms of  $b_1$  and  $b_2$  containing  $P_a$ . With no variable substitution (exact case) we compute,

$$
P_{b_1} \times P_{b_2} = \alpha \gamma + (\alpha \delta + \beta \gamma + \beta \delta) P_a
$$

When we substitute the value of  $P_a$  we obtain the polynomials,

$$
P'_{b_1} = \alpha + \beta \text{pr}(P_a)
$$
  

$$
P'_{b_2} = \gamma + \delta \text{pr}(P_a)
$$

and thus

$$
P'_{b_1} \times P'_{b_2} = \alpha \gamma + (\alpha \delta + \beta \gamma) \operatorname{pr}(P_a) + \beta \delta(\operatorname{prob}(P_a))^2
$$

Therefore, the error is only present in the last term ( $\beta\delta$ ). For a low logic level of *b* ( $\alpha \ll \beta$ ) and  $\gamma \ll \delta$ ) the relative weight of this term may be large, leading to a high relative error. For a high logic level of *b* ( $\alpha \gg \beta$  and  $\gamma \gg \delta$ ), we have a smaller relative error.

In Figure 9 an example is shown to illustrate the relative error due to substituting the probability polynomial by its value in the calculations. We use static probabilities to simplify analysis. Being  $p_x$  the probability of signal x having the logical level 1 and assuming  $p_{x_1} = p_{x_2} = p_{x_2} = p_{x_2} = 0.5$  we have

$$
p_{w_1} = p_{x_2} - p_{x_1} p_{x_2}
$$
  

$$
p_{z_1} = p_{x_1} + p_{x_2} - p_{x_1} p_{x_2} - p_{x_1} p_{x_2} + p_{x_1} p_{x_1} p_{x_2}
$$

Taking into account spatial correlation we have

$$
p_{z_1} = p_{x_1} + p_{x_2} - 2p_{x_1}p_{x_2} + p_{x_1}p_{x_2}
$$
  
=  $p_{x_1} + p_{x_2} - p_{x_1}p_{x_2}$   
= 0.5 + 0.5 - 0.25  
= 0.75



*Figure 9*. Example circuit to demonstrate approximation.

Not taking into account spatial correlation we have

$$
p_{z_1} = p_{x_1} + p_{x_2} - 2p_{x_1}p_{x_2} + p_{x_1}p_{x_1}p_{x_2}
$$
  
= 0.5 + 0.5 - 0.5 + 0.125  
= 0.375

Doing the same for signals  $z_2$  and  $z_3$  we get

$$
p_{z_2} = p_{x_1} + p_{x_3} - p_{x_2}p_{x_3} + p_{x_1}p_{x_2}p_{x_3} - p_{x_1}p_{x_3} + p_{x_1}p_{x_2}p_{x_3} - p_{x_1}p_{x_1}p_{x_2}p_{x_3}
$$
  
\n
$$
p_{z_3} = p_{x_1} + p_{x_4} - p_{x_3}p_{x_4} + p_{x_2}p_{x_3}p_{x_4} - p_{x_1}p_{x_2}p_{x_3}p_{x_4} - p_{x_1}p_{x_4} + p_{x_1}p_{x_3}p_{x_4}
$$
  
\n
$$
-p_{x_1}p_{x_2}p_{x_3}p_{x_4} + p_{x_1}p_{x_1}p_{x_2}p_{x_3}p_{x_4}
$$

Taking into account spatial correlation and replacing the probabilities by their values we have

$$
p_{z_2} = 0.625
$$
  

$$
p_{z_3} = 0.5625
$$

Not taking into account spatial correlation we get

$$
p_{z_2} = 0.6875
$$
  

$$
p_{z_3} = 0.59375
$$

The error  $\varepsilon$  in probability of  $z_1$ ,  $z_2$  and  $z_3$  for not taking into account spatial correlation is

$$
\varepsilon_{z_1} = 0.125
$$
  

$$
\varepsilon_{z_2} = 0.0625
$$
  

$$
\varepsilon_{z_3} = 0.03125
$$

It can be seen that the error introduced by not taking into account spatial correlation is decreasing to negligible values the farther away the reconvergence of paths happens.

# *6.2. Description of the Approximation Algorithm*

In our approximation scheme the user specifies one parameter *l*. This parameter determines the depth in terms of logic levels from each node *a* that will be searched in order to determine if two paths starting at *a* will reconverge. Spatial correlation corresponding to two paths starting at *a* that reconvergence within *l* logic levels will be accurately taken into account. If reconvergent paths meet after *l* logic levels then they are assumed to be independent, thus the polynomials will be simplified by variable substitution and some error will be introduced.

The approximation algorithm is divided in two parts. We first determine the *active nodes* for each node in the circuit. Active nodes are nodes where two (or more) reconvergent paths begin and these nodes need to be active until the paths meet. These will be the variables in the polynomials at each node. In the second part of the algorithm, a polynomial simulation routine similar to the one described in Figure 6 is used. The difference is that the information about active nodes will be used to simplify the polynomials.

The pseudo-code for the algorithm that determines the active nodes is described in Figure 10. The algorithm works by taking each node *g* and doing a limited depth first search (DFS) of *l* levels for each fanout of *g*. While doing the DFS, we build a table that stores information about the *h* node found, a number *j* that identifies for which fanout the DFS is being done and the fanin of *h*. This fanin information will allow us to backtrack the path without doing another DFS, for the case when reconvergence is found. After all the fanouts are done, we go through the table to check which nodes in the table have two or more

# Switching\_Activity\_Estimation ( $Network, l$ )



*Figure 10*. Pseudo-code for the limited depth spatial correlation algorithm.

- 13. for each variable h in  $P_{g_i}[k+\Delta]$  not in  $g_i$ . Active\_Nodes {
- substitute h with  $pr(h)$  in  $P_{g_i}[k+\Delta]$ ; 14.
- $15. \}$
- 16. simplify ( $P_{q_i}[k+\Delta]$ );

*Figure 11*. Modification to the algorithm of Figure 10 in order to handle variable substitution.

different numbers of DFS, indicating that this is a node where reconvergent paths meet. We can now use the fanin information to go back in the path and in doing so inserting in the table of active nodes of each node in the path the node which is being processed.

After the active nodes for all nodes in the circuit have been computed, the modified polynomial simulation where variable substitution is done is called. The only difference from the algorithm of Figure 6 is that between lines 12 and 13 of Figure 6 we insert the code where variable substitution is done (Figure 11).

#### **7. Sequential Power Estimation**

In general, integrated circuits include some storage elements, such as registers, so they present a sequential behavior. A generic sequential circuit is depicted in Figure 12. Estimating power consumption of sequential circuit has the increased difficulty that the probability of the state lines has to be taken into account.

As in the case of combinational circuits, both simulation- and probabilistic-based methods have been proposed. All observations made to the circuit in Figure 12 are applicable to all kinds of sequential circuits, and also to the particular case of pipelined circuits.

#### *7.1. Simulation-Based Sequential Power Estimation*

Whereas in the case of combinational circuits, the number of input vectors required to guarantee some maximum error for the switching activity of every node in the circuit



*Figure 12*. Generic sequential circuit.

can be computed, for sequential circuits that is substantially more difficult since one must guarantee that all the possible states have been visited *in a representative manner*. Basically this means that the fraction of the time that the circuit was in some state during the simulation process has to be proportional to the stationary probability of that state. This is a value that is not known beforehand, may not be possible to compute, and in any case, is what simulationbased methods want to avoid computing.

Still, some techniques have been proposed [3, 16]. The approach is to have more than one simulation in parallel and average among them, so that several different branches of state traversal can be followed. Also, the setup phase (initial part of the simulation during which transitions are not accounted) is larger to allow the circuit to be close to its stationary regime.

#### *7.2. Probabilistic Sequential Power Estimation*

For probabilistic methods, the additional difficulty of estimating the power dissipation of a sequential circuit is that the state line probabilities have to be computed beforehand. Once this has been done, the process is exactly the same as for combinational circuits, except that the state lines are now treated as primary inputs with probabilities given from the previous step.

In order to do this, one can set up and solve the Chapman-Kolmogorov system of equations [20]:

$$
\begin{cases}\n p_{s_i} = \sum_{\forall j: s_j \to s_i} p_{PI_{ji}} p_{s_j}, & 1 \le i \le K - 1 \\
\sum_{i=1}^K p_{s_i} = 1\n\end{cases}
$$
\n(2)

where  $p_{s_i}$  represents the stationary probability of state  $s_i$  and  $p_{PI_{ij}}$  the probability of the input condition that triggers a transition from state  $s_i$  to state  $s_i$ .

The problem is that this approach requires that the state transition graph (STG) has to be extracted from the circuit. For a circuit with *N* registers, it is possible that the number of states is  $K = 2<sup>N</sup>$ . Therefore, for the majority of the circuits of interest the STG cannot be obtained.

It has been proposed in [20] that the state *line* probabilities be computed instead of the state probabilities. The advantage is that in a circuit with *N* registers there are only *N* variables to compute (as opposed to  $2<sup>N</sup>$ ). The disadvantage is that the spatial correlation among state lines is lost. However, it is shown in [20] that the error incurred with this approximation is less than 5% for all tested benchmark circuits.

Two different methods are proposed in [20]. The Picard-Peano method simply extracts the next state logic block (see Figure 12), builds BDDs for all state lines, propagates the input and state line probabilities using these BDDs to obtain new values for the state line probabilities (using 0.5 as the initial value), repeating this process until all the state line probabilities converge. The Newton-Raphson method also extracts the Hessian matrix from the previous BDDs. The Newton-Raphson method converges in fewer iterations, but each iteration takes longer than the Picard-Peano.

The method proposed in this paper is based on the Picard-Peano method. However, the method to compute the probabilities does not require BDDs, and therefore is applicable to larger circuits.

#### *7.3. Sequential Power Estimation Based on Polynomials*

The work proposed in this paper extends the method of polynomial simulation presented in Sections 4 and 6 to work with sequential circuits. The proposed method starts by computing the static state line probabilities of the next state logic block (see Figure 12). Using those static probabilities, the transition probabilities for the state lines are determined. The switching activity for all the nodes in the circuit is then computed. In these three steps polynomial simulation is used.

## *7.3.1. Static Probabilities of the State Lines*

The static probabilities of the state lines are computed using the method of Picard-Peano, as described in Section 7.2. However, instead of using BDDs for this computation, the new method is based on probability polynomials. Considering that the polynomial simulation method described in the previous section uses transition probabilities, this algorithm has to be modified to handle static probabilities. The way to do this is to assign static probabilities to the inputs of the next state block. Hence, we have the following transition probabilities at the inputs:  $p^{00} = p^0$ ,  $p^{01} = p^{10} = 0$ , and  $p^{11} = p^1$ . By assigning the value zero to  $p^{01}$  and  $p^{10}$ , one guarantees that what will be propagated are static probabilities, and the polynomials resulting from the propagation give the static probabilities. Those polynomials are propagated through the next state block the number of times necessary for the static probabilities of the state lines to converge.

### *7.3.2. Transition Probabilities of the State Lines*

The methods described above can only compute the static state line probabilities. In order to account for temporal correlation, one has to use transition probabilities of the state lines. The transition probabilities consist of four values,  $p^{00}$ ,  $p^{01}$ ,  $p^{10}$  and  $p^{11}$ , which are respectively the probabilities of a signal staying at zero, making a low to high transition, a high to low transition and staying at one. In the case of the next sate logic block, the probability of a signal staying at zero,  $p^{00}$ , for example, is the product  $(1-p_{PS})(1-p_{NS})$ , which is equal to say that is the probability of the next state signal being zero knowing that the present state signal is zero.

#### *7.3.3. Algorithm*

The algorithm for switching activity estimation using polynomials in sequential circuits is presented in Figure 13. It starts by computing the static probabilities of the state lines using the method by Picard-Peano. In computing the static probabilities of the state lines

 $nsLogic = Get\_Next\_State\_Logic(Network);$ 1. Initialize  $p_{NS_i}^1 = 0.5 \; \forall i$  in nsLogic; 2. 3. iter  $= 0$ : do {<br> $p_{PS_i}^1 = p_{NS_i}^1 \ \forall i;$ 4. 5.  $Polynomial$ . Simulation( $nsLogic$ ): 6.  $\overline{7}$ .  $iter++$ : } while  $(\exists i: p_{NS_i}^1 - p_{PS_i}^1 > \epsilon)$ <br>for  $PS_i \in$  {present state lines in nsLogic} { 8. 9. 10.  $PS_i = 0$ : Compute  $p_{NS_i}$ <br>  $p_{NS_i}^{00} = (1 - p_{PS_i}^1) \cdot (1 - p_{NS_i}^1)$ <br>  $p_{NS_i}^{01} = (1 - p_{PS_i}^1) \cdot p_{NS_i}^1$ <br>  $PS_i = 1;$ 11. 12. 13. 14.  $\begin{array}{l} \text{Compute} \ p_{NS_i} \\ p_{NS_i}^{10} = p_{PS_i}^1 \cdot (1-p_{NS_i}^1) \\ p_{NS_i}^{11} = p_{PS_i}^1 \cdot p_{NS_i}^1 \end{array}$ 15. 16. 17. 18. Polynomial\_Simulation(Network); 19.

*Figure 13*. Pseudocode for the approximate sequential power estimation.

only the next state logic block is used. The next state logic is obtained by deleting in the original circuit the nodes that are not part of the next state lines support. The iterations start by initializing the present state line probabilities. The probability polynomials are then propagated through the next state logic. The resulting probabilities in the next state lines are then compared with the values in the present state lines. The algorithm will iterate until the difference between all corresponding present and next state lines is below  $\epsilon$ .

The computation of the transition probabilities is the next step in the algorithm. For each state line, *i*, two passes are made through the next state logic block. In the first, the input  $PS<sub>i</sub>$  is set to zero and the other input probabilities have the values that resulted from the first part of the algorithm. The probabilities are propagated from the inputs to the outputs of the next sate logic block and the value of the static probability for  $NS_i$ ,  $p_{NS_i}$ , is obtained. With  $p_{NS_i}$  we can get the transition probabilities  $p_{NS_i}^{00}$  =  $(1 - p_{PS_i})(1 - p_{NS_i})$  and  $p_{NS_i}^{01} = (1 - p_{PS_i})p_{NS_i}$  A similar computation is done to get the values  $p_{NS}^{10}$  and  $p_{NS}^{11}$ . In this case the input  $PS_i$  is set to one and after obtaining the value  $p_{NS_i}$  the remaining transition probabilities for  $NS_i$ ,  $p_{NS}^{10} = p_{PS_i}(1 - p_{NS_i})$  and  $p_{NS}^{11} =$  $p_{PS_i} p_{NS_i}$ .

The resulting transition probabilities are then applied at the primary inputs of the circuit. Finally, the probability polynomials are propagated through the original circuit, thus computing the switching activity of the circuit.

Circuit	pi	po	<b>Nodes</b>	Lits	Levels	<b>Circuit</b>	рi	po	<b>Nodes</b>	Lits	Levels
9symml	9	1	99	267	12	decod	5	16	28	54	3
C1355	41	32	514	1032	23	des	256	245	681	6101	$\overline{4}$
C17	5	$\overline{2}$	6	12	3	example2	85	66	159	400	8
C1908	33	25	880	1497	40	f51m	8	8	51	125	23
C <sub>2670</sub>	233	140	1161	2043	32	frg1	28	3	82	204	10
C3540	50	22	1667	2934	47	frg2	143	139	522	2010	8
C432	36	$\tau$	106	259	23	$\mathbf{i}$	25	16	24	57	6
C499	41	32	208	598	15	i10	257	224	2497	5376	54
C5315	178	123	2290	4369	49	i2	201	$\mathbf{1}$	77	289	$\,$ 8 $\,$
C6288	32	32	2416	4800	124	i3	132	6	46	172	3
C7552	207	108	3466	6098	43	i4	192	6	110	356	6
C880	60	26	190	526	25	i5	133	66	161	293	12
add cla_16	32	16	214	357	23	i6	138	67	318	699	$\mathfrak s$
add_rpl_16	32	16	214	350	35	i7	199	67	406	912	6
alu2	10	6	198	501	25	i8	133	81	1183	4626	8
alu4	14	8	378	943	33	i9	88	63	353	1453	$\tau$
apex <sub>6</sub>	135	99	411	1007	17	k2	45	45	225	2928	$\mathbf{2}$
apex7	49	37	137	316	15	lal	26	19	57	132	10
b1	3	$\overline{4}$	5	12	$\mathfrak{Z}$	majority	5	$\mathbf{1}$	8	17	$\overline{4}$
b9	41	21	76	170	8	mult8	16	16	176	896	21
c8	28	18	61	166	8	mux	21	$\mathbf{1}$	23	65	$\overline{7}$
cbp.32.4	65	33	489	825	84	my_adder	33	17	112	241	35
cbp.64.4	129	65	977	1649	164	pair	173	137	877	2195	25
cc	21	20	40	79	6	pcle	19	9	41	96	9
cht	47	36	93	213	5	pcler8	27	17	66	137	9
cm138a	6	8	14	34	$\overline{4}$	pm1	16	13	30	63	6
cm150a	21	$\mathbf{1}$	22	64	$\overline{7}$	rot	135	107	390	901	21
cm151a	12	$\overline{c}$	12	34	6	sct	19	15	42	99	25
cm152a	11	$\mathbf{1}$	9	30	$\overline{4}$	t481	16	$\mathbf{1}$	374	932	17
cm162a	14	5	29	66	$\overline{7}$	tcon	17	16	8	32	1
cm163a	16	5	21	57	10	term1	34	10	97	229	10
cm42a	$\overline{4}$	10	17	38	3	too large	38	3	165	401	14
cm82a	5	3	11	29	5	ttt2	24	21	123	294	14
cm85a	11	3	29	69	6	unreg	36	16	67	150	5
cmb	16	$\overline{4}$	30	75	5	vda	17	39	304	754	14
comp	32	3	65	148	11	$\times 1$	51	35	174	421	10
comp16	35	3	48	240	16	$\times 2$	10	$\overline{7}$	29	71	6
cordic	23	$\overline{c}$	28	82	6	$\times 3$	135	99	332	1345	9
count	35	16	80	194	18	$\times$ 4	94	71	211	493	16
cu	14	11	32	79	5	z4ml	7	$\overline{\mathcal{L}}$	23	57	9
dalu	75	16	488	1271	21						

*Table 2*. Statistics of all Combinational Circuits

# **8. Experimental Results**

This section presents the results obtained using the approximation algorithm based on limited depth reconvergent path analysis. Power and switiching activity estimation results are presented for different values of *l* and are compared with the value obtained with symbolic simulation [20]. Results are presented for both combinational and sequential circuits. In this section we also present statistics on the number of active nodes for each





38 COSTA ET AL.





40 COSTA ET AL.

circuit. All reported CPU times are in seconds and were obtained on a Sparc Ultra I running at 170 MHz with 384 M of main memory.

# *8.1. Combinational Power Estimation*

The benchmark circuits used in combinational power estimation are presented in Table 2 with statistics of the number of primary inputs (pi), primary outputs (po), number of nodes (nodes), number of literals (lits) and number of levels (levels) for each circuit. In the following tables only the results for some relevant circuits are presented here due to the lack of space.

The first part of the approximation algorithm involves computing for each node in the circuit the set of active nodes, i.e., the variables whose polynomials at each node will be a function of. We present statistics on the number of active nodes for our benchmark circuits in Table 3. For different values of *l*, we give the average (Avg) and maximum (Max) number of active nodes over all nodes in each circuit.  $\infty$  corresponds to the maximum number of logic levels in the circuit, thus detecting all reconvergent paths. The second column shows

*Table 6*. Number of Combinational Circuits for Which it was not Possible to Obtain Results of a Total of 79 Circuits

Symbolic $l = 0$ $l = 1$ $l = 2$ $l = 3$ $l = 4$ $l = \infty$			

<b>Circuit</b>	$l=0$		$l=1$		$l=2$		$l=3$		$l = 4$		$l=\infty$	
name	Max	Avg	Max	Avg	<b>Max</b>	Avg	Max	Avg	Max	Avg	Max	Avg
C <sub>499</sub>												
C <sub>5315</sub>												
C6288												
C7552												
C880												
add rpl 16	0.97	0.23	0.97	0.23	0.97	0.23	0.4	0.1	0.06	0.01	0.06	0.01
cm151a	0.56	0.09	0.3	0.05	0.07	0.01	0.08	0.01	0.08	0.01	0.08	0.01
cm163a	0.53	0.1	0.2	0.03	0.11	0.01	0.11	0.01	0.11	0.01	0.11	0.01
des	0.82	0.04	0.26	0.01		N/A		N/A		N/A	N/A	
f51m	1.05	0.27	0.87	0.25	0.56	0.12		N/A	0.18	0.02	$\mathbf{0}$	$\theta$
i9	0.25	0.09	0.25	0.09	0.3	0.1		N/A		N/A	N/A	
my adder	0.25	0.05	0.25	0.05	0.21	0.05	0.13	0.01	0.08	0.01	0.08	0.01
rot												
$\times$ 4	0.32	0.04	0.38	0.02	0.64	0.02	0.52	0.02	0.43	0.02	0.43	0.01
z4ml	0.43	0.08	0.44	0.06	0.39	0.02	0.65	0.11	0.64	0.11	0.64	0.12
Max	1.14	0.27	1.21	0.25	1.44	0.23	0.65	0.11	0.64	0.11	0.64	0.12
Avg	0.3	0.04	0.24	0.03	0.21	0.02	0.11	0.01	0.08	0.01	0.06	$\theta$

*Table 7*. Switching Activity Errors for Combinational Circuits

the number of primary inputs in each circuit. As expected, as *l* increases, both the average and maximum values increase. To a small number of circuits the opposite can happen, as in circuit *i*9. This is due to the fact that in those circuits there is a large number of reconvergent paths for a low value of *l* but for a larger *l* that number decreases. An interesting observation is that, even for large values of *l*, the average number of active nodes is relatively small. Yet, the maximum number can be large. We do not show statistics for  $l = 0$  and  $l = 1$ because in those cases the number of active nodes for all the nodes will be zero and one, respectively.

The CPU time we present in this table corresponds only to the algorithm that computes the active nodes (cf. Figure 10). As it can be seen from the table, for  $l = 2$  and  $l = 3$ , the time spent in doing the depth search for reconvergent paths is very small, typically less than 1s. Even for  $l = \infty$  we can still execute this operation using small amounts of CPU time.

Tables 4 and 5 presents the power estimation results obtained with the approximation algorithm using *l* equal to 0, 1, 2, 3, 4 and  $\infty$ . A general delay model was used for all the





$l=0$	$l=1$	$l=2$	$l=3$	$l=4$	$l=\infty$
0.028	0.015	0.008	0.007	0.003	0.003
0.026	0.017	0.008	0.003	0.002	0.001
0.096	0.014	$\theta$	$\Omega$	$\theta$	$\Omega$
0.007	0.007	0.007	$\Omega$	$\theta$	$\Omega$
0.054	0.038	0.007	0.024	0.024	0.024
0.009	0.007	0.006	0.002	0.002	0.001
0.053	0.029	0.028	0.013	0.013	0.013
0.08	0.043	0.054	0.042	0.039	0.039
0.014	0.002	$\theta$	$\theta$	$\theta$	$\overline{0}$
0.021	0.021	0.019	0.001	0.001	0.001
0.014	0.002	$\theta$	$\theta$	$\theta$	$\mathbf{0}$
0.052	$\theta$	$\theta$	$\Omega$	$\Omega$	$\Omega$
0.014	0.002	$\theta$	0	$\theta$	$\Omega$
0.001	0.001	0.001	0.001	0.001	$\Omega$
0.059	0.043	0.035	0.029	0.021	0.012
0.007	0.004	$\theta$	$\theta$	$\theta$	$\theta$
0.001	$\theta$	$\theta$	$\theta$	$\theta$	$\Omega$
0.02	0.019	0.009	0.01	0.009	0.008
0.02	0.02	0.008	0.011	0.01	0.009
0.017	0.011	0.007	0.003	0.001	0.001
0.017	0.01	0.008	0.004	0.001	0.001
0.026	0.004	$\theta$	$\Omega$	$\theta$	$\Omega$
0.026	0.004	$\theta$	$\theta$	$\theta$	$\Omega$
0.112	0.123	0.119	0.111	$\overline{0}$	$\Omega$
0.071	0.067	0.036	0.012	0.002	0.001
0.113	0.045	0.004	0.012	0.002	0.001

*Table 9*. State Lines Static Probability Errors

examples and a supply voltage of 5 V and clock frequency of 20 MHz was assumed. A probability of 0.25 was used for all primary input events.

The two columns under "Symbolic" show the power (in  $\mu$ *W*) computed using the symbolic simulation method of [12] and the CPU time (in seconds) taken by this computation. For some of the circuits, this method runs out of memory and this is indicated with a "N/A" in the table. In the columns under  $\mathcal{U} = 0$ " are the results for the approximation algorithm using  $l = 0$ . Again we show the power dissipation results and the CPU time for this method. Under "%" is the percentage error of the power estimation relative to the symbolic method. Similarly for the columns under " $l = 1$ ", " $l = 2$ ", " $l = 3$ ", " $l = 4$ " and " $l = \infty$ ".

At the bottom of the table, we give the maximum and average error over all the circuits presented in Table 2, for each value of *l*. We can observe that the average error decreases with *l*. The maximum error can be very large but that is due to only two circuits of all the circuits tested. And that can be seen by the fact that the average error is very low, even for a low value of *l*. In fact, for  $l = 2$  the error is typically below 5%, and in many cases below 1%.

Note that the error for  $l = \infty$  is not zero. This is due to the temporal correlation effects described in Section 5.2. If a zero-delay model is used,  $l = \infty$  gives exactly the same results as the symbolic simulation method. The computation times are equivalent to those obtained with the symbolic method. For several circuits, when using the symbolic method, it was not





POWER ESTIMATION USING PROBABILITY POLYNOMIALS 45





46 COSTA ET AL.







48 COSTA ET AL.





POWER ESTIMATION USING PROBABILITY POLYNOMIALS 49

possible to obtain results due to lack of time or memory. The number of circuits for which it was not possible to obtain results was larger using the symbolic method than using the approximation method with  $l = 0, 1, 2$ . That can be seen in Table 6.

For many applications, a more relevant measure of accuracy is the error in the switching activities of individual signals. In Table 7 we present the maximum and average error for the switching activity estimation over all the signals of each circuit. The average was computed by summing the absolute value of the switching probability error relative to the symbolic simulation method for all signals and dividing by the total number of signals. At the bottom of the table we have the average and maximum of the values for each column.

We can see that the average switching activity error is again very low even for low values of *l* and that it reduces as*l* increases. However, for low values of *l*, switching activity values for some of the nodes may present significant errors. Yet, since the average error is low, the number of nodes with high error is clearly small. Also note that the maximum error can be large even for  $l = \infty$ , indicating that most of the error is caused by ignoring temporal correlation.

#### *8.2. Power Estimation in Sequential Circuits*

This section presents power and switching activity estimation results obtained using the approximation algorithm based on limited depth reconvergent path analysis applied to sequential circuits. Results are presented for different values of *l* and are compared with the value obtained with the method of [20].

The benchmark circuits used in sequential power estimation are presented in Table 8 with statistics of the number of primary inputs (pi), primary outputs (po), number of nodes (nodes), number of latches (latches), number of literals (lits) and number of levels (levels) for each circuit.

The results presented in Table 9 simply compare the static probabilities of the state lines obtained with the approximate polynomial simulation and the exact method using BDDs. The table shows the average of the difference of the probabilities for each state line. Values for *l* equal to 0, 1, 2, 3 and  $\infty$  are presented. As it can be observed, the probability errors are very low, and reduce significantly with *l*.

Tables 10 and 11 present the power estimation results obtained with the approximation algorithm, the % difference to the method of [20] and the CPU time (in seconds) taken by this computation. A general delay model was used for all the examples and a supply voltage of 5 V and clock frequency of 20 mHz was assumed. A probability of 0.25 was used for all primary input events. An "N/A" entry indicates that either the memory or CPU time limits were exceeded. At the bottom of the table is indicated the maximum and average error over all the circuits, for each value of *l*. The average error is relative to only those circuits for which there are results for all values of *l*. It can be observed that, with the exception of  $l = \infty$ , these values decrease with *l*. For  $l = \infty$ , the average value increases but that is due to only two circuits. For the rest of the circuits, the error for  $l = 3$  is equal to  $l = \infty$ , which means that for these circuits there is no advantage in taking into account correlation for paths that reconverge after three or more logic levels. For  $l = 0$ , we can see that the confidence in the results is very low. But the error decreases significantly for  $l = 1$ . Note

that for  $l = 2$  results were obtained for all the circuits tested, with an average error below 6%. This average value could be lower if all the circuits were taken into account and not only those for which there are results for all values of *l*.

Table 12 presents the maximum and average error for the switching activity estimation over all the individual signals of each circuit. The average was computed by summing the absolute value of the switching probability error relative to the symbolic simulation method for all signals and dividing by the total number of signals. At the bottom of the table the average and maximum of the values for each column are indicated. It can be observed that the average and maximum switching activity error decreases with *l*. However, the switching activity error may present significant errors. Yet, since the average error is low, the number of nodes with high error is clearly small.

#### **9. Conclusions**

We have described an approximation scheme to estimate the switching activity in a logic circuit described at gate level. Our method is parameterized by a single value *l* which indicates the depth in terms of logic levels over which reconvergent paths (i.e., spatial correlation) is considered. We have presented results that show that in many cases we can ignore spatial correlation and still obtain reasonably accurate switching activity estimates. However, this is not true for all circuits. We showed that for the benchmark circuits we used, with  $l = 2$  a power estimation error below 5% is obtained for virtually all combinational circuits and below 6% for sequential circuits, within acceptable CPU time.

## **References**

- 1. Bryant, R. Graph-Based Algorithms for Boolean Function Manipulation. *IEEE Transactions on Computers*, vol. 35, no. 8, pp. 677–691, 1986.
- 2. Cheng, D. Power Estimation of Digital CMOS Circuits and the Application to Logic Synthesis for Low Power. PhD thesis, University of California at Santa Barbara, Dec. 1995.
- 3. Chou, T.-L. and K. Roy. Statistical Estimation of Sequential Circuit Activity. In *Proceedings of the IEEE International Conference on Computer-Aided Design*, Nov. 1995, pp. 34–37.
- 4. Cirit, M. Estimating Dynamic Power Consumption of CMOS Circuits. In *Proceedings of the IEEE International Conference on Computer-Aided Design*, Nov. 1987, pp. 534–537.
- 5. Costa, J., J. Monteiro, and S. Devadas. Switching Activity Estimation Using Limited Depth Reconvergent Path Analysis. In *Proceedings of the International Symposium on Low Power Electronics and Design*, Aug. 1997, pp. 184–189.
- 6. Favalli, M., and L. Benini. Analysis of Glitch Power Dissipation in CMOS ICs. In *Proceedings of the International Symposium on Low Power Electronics and Design*, April 1995, pp. 123– 128.
- 7. Glasser, L. and D. Dobberpuhl. *The Design and Analysis of VLSI Circuits*. Addison-Wesley, 1985.
- 8. Kapoor, B. Improving the Accuracy of Circuit Activity Measurement. In *International Workshop on Low Power Design*, April 1994, pp. 111–116.
- 9. Lengauer, T. and R. Tarjan. A Fast Algorithm for Finding Dominators in a Flowgraph. *ACM Transactions on Programming Languages and Systems*, vol. 1, no. 1, pp. 121–141, 1979.
- 10. Marculescu, R., D. Marculescu, and M. Pedram. Switching Activity Analysis Considering Spatiotemporal Correlations. In *Proceedings of the IEEE International Conference on Computer-Aided Design*, Nov. 1994, pp. 294–299.
- 11. Monteiro, J. and S. Devadas. *Computer-Aided Design Techniques for Low Power Sequential Logic Circuits*. Kluwer Academic Publishers, 1996.
- 12. Monteiro, J., S. Devadas, A. Ghosh, K. Keutzer, and J. White. Estimation of Average Switching Activity in Combinational Logic Circuits Using Symbolic Simulation. *IEEE Transactions on Computer-Aided Design*, vol. 16, no. 1, pp. 121–127, 1997.
- 13. Najm, F. Transition Density, A Stochastic Measure of Activity in Digital Circuits. In *Proceedings of the 28th Design Automation Conference*, June 1991, pp. 644–649.
- 14. Najm, F. A Survey of Power Estimation Techniques in VLSI Circuits (*Invited Paper*). *IEEE Transactions on VLSI Systems*, vol. 2, no. 4, pp. 446–455, 1994.
- 15. Najm, F., R. Burch, P. Yang, and I. Hajj. Probabilistic Simulation for Reliability Analysis of CMOS VLSI Circuits. *IEEE Transactions on Computer-Aided Design*, vol. 9, no. 4, pp. 439–450, 1990.
- 16. Najm, F., S. Goel, and I. Hajj. Power Estimation in Sequential Circuits. In *Proceedings of the 32nd Design Automation Conference*, June 1995, pp. 635–640.
- 17. Nebel, W., and J. Mermet (eds.). *Low Power Design in Deep Submicron Electronics*. Kluwer Academic Publishers, 1997.
- 18. Parker, K. and E. McCluskey. Probabilistic Treatment of General Combinational Networks.*IEEE Transactions on Electronic Computers*, vol. C-24, no. 6, pp. 668–670, 1975.
- 19. Seth, S.C., L. Pan, and V.D. Agrawal. PREDICT: Probabilistic Estimation of Digital Circuit Testability. In *Proceedings of the Fault Tolerant Computing Symposium*, June 1985, pp. 220–225.
- 20. Tsui, C.-Y., J. Monteiro, M. Pedram, S. Devadas, A. Despain, and B. Lin. Power Estimation Methods for Sequential Logic Circuits. *IEEE Transactions on VLSI Systems*, vol. 3, no. 3, pp. 404–416, 1995.
- 21. Tsui, C.-Y., M. Pedram, and A. Despain. Efficient Estimation of Dynamic Power Dissipation under a Real Delay Model. In *Proceedings of the IEEE International Conference on Computer-Aided Design*, Nov. 1993, pp. 224–228.
- 22. Uchino, T., F. Minami, T. Mitsuhashi, and N. Goto. Switching Activity Analysis using Boolean Approximation Method. In *Proceedings of the IEEE International Conference on Computer-Aided Design*, Nov. 1995, pp. 20– 25.