# **Radiation hardened high performance CMOS VLSI circuit designs**

**H. Hatano, PhD** 

*Indexing terms: CMOS VLSI circuit designs, NMOS transistors* 

Abstract: For space or nuclear plant applications, radiation tolerant high performance **CMOS** VLSI circuit designs, utilising scaled **CMOS/SOS** technology and scaled bulk **CMOS** technology, have been reviewed, placing strong emphasis on total dose radiation hardness. Based on radiation induced degradations for conventional **CMOS** circuits, such as inverters, ring oscillators and memory circuits, total dose radiation hardening technologies have been discussed. Low temperature process and thin oxide introductions are effective for radiation induced threshold voltage shift reduction. Total dose radiation induced field leakage is suppressed by introducing a thin field oxide between the source/drain diffusion layers and a thick field oxide in **NMOS** transistors, combined with the buried **P+** diffusion layer at the **P**  well edge, without sacrificing speed performance. In addition to device/process technologies for total dose radiation hardening, usefulness for **NAND** logics and static circuits in radiation tolerant **CMOS** VLSI designs, are shown. Furthermore, radiation tolerance superiority of clocked gate **CMOS** circuits to transfer gate **CMOS** circuits in SOS devices, are indicated. Latchup immunity and SEU immunity have also been discussed, for both SOS and bulk devices. Effectiveness of epitaxial substrate and wide transistor introductions for latchup and SEU prevention, is shown, respectively. **CMOS/SOS** radiation hardened VLSIs and bulk **CMOS** radiation hardened VLSIs which have been developed by utilising above mentioned technologies, are reported. The entire work described in this paper has made it possible to design radiation hardened high performance VLSI circuits for space or nuclear plant applications, utilising both **CMOS/SOS** technology and bulk **CMOS** technology.

## **1 Introduction**

The sophistication trend in space satellite or nuclear reactor electronic systems requires microelectronic components with high performance and high levels of tolerance to severe radiation environments.

Among microelectronic devices, **MOS** devices are most attractive for VLSI circuits realisation, because of their high packing density superiority over other semiconductor microelectronic devices. Among **MOS** technologies, **CMOS** technology has many features that makes it ideal for use in VLSI circuit designs. These features include high noise immunity, low power and high speed operation.

However, in radiation environments, **MOS** devices suffer from serious degradations and failures. Ionising radiation effects in **MOS** transistors such as buildup of positive charge in the oxide layer and interface state production, lead to threshold voltage shifts and channel mobility degradation **[l-81.** These parameter shifts and radiation induced leakage cause **MOS** circuits characteristics degradations and failures **[9-121.** In addition to these total dose radiation effects which cause permanent failures, transient ionising radiation exposure produces photocurrents in every junction in integrated circuits **[13-151.** These photocurrents can cause logic upset or latchup **[16-221** as the dose rate is increased. Latchup is caused by **SCR** action of parasitic bipolar transistors in bulk **CMOS** structures.

To design radiation tolerant **CMOS** VLSIs for space and nuclear plant applications, it is necessary to prevent these radiation induced characteristic degradations and circuit failures.

In this paper, radiation tolerant high performance **CMOS** VLSI circuit designs for space and nuclear plant applications are reviewed, mainly from the viewpoints of total dose radiation hardness, latchup immunity, circuit performance, and packing density.

#### **2 Total dose effects and hardening**

#### *2.1 Total dose radiation effects*

Although it is well known that positive charge buildup in the oxide layer and interface state production, due to ionising radiation effects, lead to threshold voltage shifts and channel mobility degradation, it was confirmed experimentally that total dose effects, ranging to 10<sup>5</sup> rad (Si), lead to **NMOS** and **PMOS** threshold negative shifts and negligibly small mobility degradation **[23-251.** Furthermore, the threshold voltage shifts depend on the gate oxide bias condition during irradiation **[26].** 

The **NMOS** and **PMOS** threshold voltage negative shifts cause **CMOS** inverter logic threshold to shift negatively. [Fig.](#page-1-0) **1** shows **CMOS/SOS** inverter logic threshold shift as a function of  $\gamma$  ray total dose [23]. Utilising a **CMOS/SOS** ring oscillator with **NMOS** and **PMOS** substrate electrodes **[27, 281,** the postradiation logic delay difference was also observed, which is caused by threshold voltage shift difference due to effective gate oxide radiation bias difference. [Fig.](#page-1-0) **2** shows logic delay ratio, **tpd(postrad)/tpd(prerad),** as a function of supply voltage,

**Paper** *86996* **(E3, ElO), received 29th July 1991** 

**The author is with the Department of Electronics, Faculty** of **Science** & **Technology, Shizuoka Institute** of **Science and Technology, 2200-2, Toyosawa, Fukuroi-city, Shizuoka, 437 Japan** 

*IEE PROCEEDINGS-G, Vol. 139, No. 3, JUNE I992* 

<span id="page-1-0"></span>taking **NMOS** substrate terminal bias during irradiation as a parameter **[29].** 

**CMOS** current mirror sense amplifier **E301** unbalance caused by driver **NMOS** threshold voltage difference due to irradiation bias difference is shown in Fig. **3.** The dashed line indicates ideal characteristics. Deviation from the ideal characteristics causes sense amplifier performance degradation, resulting in memory performance degradation. After  $1.7 \times 10^4$  rad(Si) irradiation, the deviation was 5% of supply voltage  $V_{DD}$ . After 6.3 **x 10"** rad(Si) irradiation, it was **20%** of supply



**Experimental and simulated CMOS/SOS inverter logic threshold** *shift* **asfunction ofy-roy** *toto1* **dose** 

Logic threshold defined as input voltage at which the output is half supply voltage

*V<sub>DD</sub>*<br> *L<sub>tII</sub>* = 2.5  $\mu$ m<br> **Irradiation bias**  $V_{DD} = V_{IN} = 5$  V<br>  $\bigcirc$  Experiment - Calculation<br> **Irradiation bias**  $V_{DD} = V_{IN} = 0$  V **Experiment** 



**Fig. 2 Logic &Lay** *rotw* **asfunction of supply voltage, taking** *NMOS*   $substrate terminal bias during irradiation as parameter$ 

tpd(postrad) is delay time after 10<sup>5</sup> rad (Si) irradiation, and tpd(prerad) is logic<br>delay before exposure. NMOS substrate terminal biasing conditions: *a* 0 V, *b 5* V,<br>c – 5 V

Irradiation biasing condition: *V<sub>DD</sub>* 5 V, *V<sub>PMOS SUB*</sub> 5 V, *V<sub>SS</sub>* 0 V<br>a Experimental and simulated logic delay decreased after irradiation at low oper**ating voltage** 

 $\frac{1}{2}$  **c Experimental and simulated logic delay increased after irradiation at low operating voltage** 

 $c$  Experimentally and theoretically, decreasing logic delay more pronounced than

 $L_{eff} = 1.5 \mu m$ <br> $b_{ox} = 500 \text{ Å}$ 

~ **Simulation** O<sub>AO</sub> **Experiment** 



voltage. Six transistor Flip Flop **CMOS** memory cell **[30]** failures were also observed, which are caused by driver **NMOS** leakage in memory cells due to negative threshold voltage shifts. After  $1.7 \times 10^4$  rad(Si) irradiation, data could not be written into the cell when a **4** V supply voltage was applied to  $V_{DD}$ , but could when a 5 V supply voltage was applied. After  $6.3 \times 10^4$  rad(Si) irradiation, data could not be written into the cell even when a 5 V supply voltage was applied to  $V_{DD}$ .



**Fig. 3 Input levels into sense amplifier when node 0 level is equal to**  $node$ <sup> $\bar{0}$ </sup>

**Irradiation biases for inputs S,**  $\bar{S} = 5$  **V, 0 V, respectively. Deviation from dashed line muss circuit performance degradation** 

All the results for conventional devices mentioned above indicate that threshold voltage shift prevention is necessary in radiation tolerant VLSI designs.

Total dose ionising effects in any material **can** be defined in terms of the energy deposited, by ionisation, in the material per unit mass. The unit of the energy deposition has **been** defined in cgs units as

 $1 rad(material) = 100 erg of energy$ 

absorbed by ionisation per gram of material.

# *2.2 Process technology for hardening*

Threshold voltage shifts due to radiation effects, strongly depend on oxidation temperature and postoxidation process temperature **[31-341.** For **>95o"C** processes, threshold voltage shifts are significantly large. However, threshold voltage shifts and their process temperature dependence are small for **<900"C** processes. Therefore, it is possible to suppress threshold voltage shifts due to radiation by lowering gate oxidation temperature and postoxidation process temperature below **900°C [3 1-33].** 

Furthermore, threshold voltage shifts depend strongly on the gate oxide thickness, and are substantially greater for thicker oxide **MOS** transistor **[26, 31, 34, 351.** Therefore, it is useful to introduce thin oxide transistors in radiation hardened VLSI designs **[32,33].** 

**IEE** *PROCEEDINGS-G, Vol. 139, No. 3, JUNE* **1992** 

# *2.3 Device technology for hardening*

Structural hardening is useful to suppress NMOS field leakage, caused by large negative threshold voltage shifts in parasitic field MOS transistors, due to total dose radiation effects [36-381.

There are two kinds of thick field oxide leakage. One is source/drain leakage under NMOS gate edges. The other is field leakage between NMOS transistors.

Thin field oxide between source/drain diffusion layer and thick field oxide was successfully introduced to suppress the former radiation induced field leakage, as shown in Fig. 4. A boron implantation,  $1 \times 10^{12}$ /cm<sup>2</sup> at **40** keV, was applied to the thin oxide region. Fig. **5** 



**Fig. 4**   $transistors$ *Structurally radiation hardened and conventional bulk NMOS* 



**Fig.** *5 Postradiation subthreshold characteristics for structurally radiation hardened and conventional bulk NMOS transistors* 

*y*-ray total dose =  $3 \times 10^5$  rad (Si) <br>
Radiation bias:  $V_o = 5$  V<br>
Bulk **NMOS:**  $W/L = 10 \mu m/3 \mu m$ <br>  $V_p = 0.1$  V

shows a postradiation subthreshold leakage current comparison between a structurally radiation hardened NMOS transistor and a conventional one.  $3 \times 10^5$  rad(Si) total dose  $\gamma$  ray was irradiated to transistors with a **5** V gate bias. Marked improvement in

*IEE PROCEEDINGS-G, Vol. 139, No. 3, JUNE 1992* 

postradiation leakage increase prevention in the new transistor is shown in Fig. *5.* 

A guard band structure was also successfully introduced to suppress the latter radiation induced field leakage. [Fig. 6](#page-3-0) shows a radiation hardened basic cell for radiation tolerant gate arrays. A buried  $P^+$  diffusion layer was introduced under the polySi layer at the P well edge **[32, 331.** 

# *2.4 Circuit technology for hardening*

Since negative threshold voltage shifts due to radiation reduce postradiation PMOS drive current, NAND circuits should be used instead of NOR circuits, in which PMOS transistors are connected in **series,** in radiation hardened VLSI designs [23, **391.** From the point of view of obtaining a maximum circuit noise margin for the radiation tolerance, NAND and NOR CMOS logic circuits were studied by optimising  $\beta$  ratio and threshold voltage, based on the transistor parameter shift data due to radiation effects. The obtained results indicate high noise immunity, high packing density and high **speed**  superiority of NAND to NOR in radiation hardened VLSI circuits. [Fig.](#page-3-0) **7** shows worst case transfer characteristics for optimised, NAND and NOR CMOS/SOS circuits for radiation tolerance.

The limitations of dynamic circuits in radiation tolerant circuit designs were also investigated, compared with static circuits [36, 37]. [Figs. 8](#page-3-0) and 9 show postradiation functional frequency limits for static and dynamic CMOS shift register circuits, respectively. The results indicate that both the maximum frequency decrease due to threshold voltage shift and the minimum frequency increase due to radiation induced leakage determine the useful radiation level in dynamic circuits.

Furthermore, radiation tolerance superiority of clocked gate CMOS circuits to transfer gate CMOS circuits was discussed, in Silicon On Sapphire (SOS) devices, placing emphasis mainly on radiation bias effects [40]. Figs. 10 and 11 show worst case radiation bias conditions for a CMOS transfer gate and a clocked CMOS circuit, respectively. Since worst radiation bias for clocked gate CMOS circuits is half of that for transfer gate CMOS circuits, the maximum threshold voltage shift in clocked gate circuits is smaller than that in transfer gate circuits. Therefore, actual degradation in clocked gate CMOS circuits can be considered to be smaller than that in transfer gate CMOS circuits for the same total dose.

#### **3** Latch-up hardening

In CMOS devices, latchup phenomena are induced by turning on of parasitic SCR. By transient radiation or a single charged particle irradiation, latchup is induced, not only in 1/0 circuits but also in internal circuits. The continued reduced scaling of devices will exacerbate parasitic effects, such as latchup. In radiation tolerant bulk CMOS circuit designs, latchup is fatal. Therefore, latchup prevention is essential for radiation tolerant CMOS VLSI realisation.

The latchup free condition can be realised when latchup holding voltage is higher than the power supply voltage. Latchup holding voltage is the turning point in the latchup  $I-\dot{V}$  curve, which occurs when the internal positive feedback loop gain of the PNPN structure decreases below unity as the supply voltage is decreased. Utilising a curve tracer, latchup characteristics for six different radiation hardened structure introduced CMOS

**289** 

circuits were measured and investigated **[38].** Epitaxial substrate introduction realised a 7.0 V latchup holding voltage. The result indicates that epitaxial layer substrate introduction is a solution to *5* V supply voltage circuits

pletely latchup free. Therefore, epitaxial or **SO1** and SOS substrate introduction is a realistic solution for latchup free CMOS VLSI circuits, which does not sacrifice the packing density.

<span id="page-3-0"></span>

**Fig. 8** Maximum functional frequency at 5 *V* for clocked CMOS static shift register with onchip clock driver circuits as function of *γ*-ray **total dose** 

**IEE PROCEEDINGS-G,** *Vol. 139,* **No. 3, JUNE** *I992* 

 $\frac{1}{10^6}$ 

290

Since **SO1** (Silicon On Insulator) devices, and SOS devices have no parasitic SCR, these devices are com-

# **4 Single event upset hardening**

In the galactic cosmic ray environment typical of high altitude satellite orbits, a single event upset (SEU), which occurs when a charged particle passing through a cell deposits enough energy for the cell to change its state, should be taken into account. The continued reduced scaling of devices will also exacerbate this effect.

When the device surface area decreases, without scaling device dimensions, the number of particles passing through decreases, maintaining the critical charge constant [40]. For the same design rules, layout area for a clocked gate CMOS shift register circuit was found to be smaller than for a transfer gate CMOS shift register circuit, as shown in Fig. 12. Therefore, the upset rate for clocked gate CMOS shift registers can be considered to be smaller than for transfer gate CMOS shift registers.



**Fig. 9** Maximum and minimum functional frequency at 5 V for clocked *CMOS dynamic shift register with onchip clock* of *y-my total dose* 



**Fig. 10**  When transfer gate is cut off after data 0 transferred, and next data 0 introduced, supply voltage  $V_{DD}$  effectively applied to PMOS/SOS gate, since SOS transistor substrate is electrically floating *Worst cnse radiotion bins condition for CMOS transfer gote* 

*IEE PROCEEDINGS-G, Vol. 139, No. 3, JUNE I992* 

The wide gate width transistor introduction also shows to be effective for SEU protection. CMOS gate arrays are generally immune to SEU, because of wide gate cell transistors [33].

Decoupling resistor introduction into memory cells or logic circuits is well known to be useful in SEU immune VLSI designs [42, 431. [Fig. 13](#page-5-0) shows the six transistor CMOS static RAM cell with decoupling resistor. This cell design is utilised for 16k, 64k and 256k CMOS SRAM hardening [44-47]. Resistors were also introduced in latch designs for 8 bit, 16 bit and 32 bit microprocessor hardening [43,48].









Fig. 12 CMOS/SOS dynamic shift register circuit layout for same *design rule* 

# *D* **Clocked gate**

*b* **Transfer gate** 

Packing density of clocked gate CMOS shift register is about 1.7 times greater than that of transfer gate CMOS shift register

**291** 

<span id="page-5-0"></span>The design of a CMOS data latch that can withstand single particle hits without logic upset, was reported [49]. Since the hardness against upset is achieved solely by virtue of the design, no fabrication process development for resistor is required.



**Fig. 13**  *SEU immune six transistor CMOS static RAM cell with decoupling resistor* 

Since SOS and **SO1** devices have reduced pn junction area, SOS and **SO1** devices are well known to be immune to SEU. A **64k** SOS SRAM and a **64k** SIMOX SRAM demonstrated the effectiveness of SOS and **SO1** devices *[50,* 511.

In addition to chip level SEU hardening, fault tolerant redundancy systems are usually introduced for space satellite applications. After investigation for the necessary number of CPUs to establish a high reliable onboard computing system, four 16 bit microprocessors were reported to be employed in a next generation satellite with 10 years of mission life, for successful execution of missions that will be imposed in the 1990s [52].

#### **5 Radiation-hardened CMOS VLSls**

## *5.1 Radiation-hardened CMOS/SOS VLSls*

CMOS/SOS technology, combined with the radiation hardened process, is ideal for use in radiation tolerant **VLSI** designs because **SOS** devices have no parasitic SCR structure and no parasitic field transistor and because they have reduced pn junction area.

A 64k radiation hardened CMOS/SOS static RAM [SO] was presented in 1989 Nuclear and Space Radiation Effects Conference. A six transistor memory cell was employed. A  $256$  channel  $C<sup>2</sup>$  MOS/SOS satellite time switch **LSI** for digital telecommunication switching, was designed [53].

The features used in the 256 channel time switch **LSI**  hardening were as follows. The initial NMOS and PMOS threshold voltages were set to be  $+1.3$  V and  $-0.5$  V, respectively. Moreover, circuit dimension optimisation was carried out for  $-0.8$  V NMOS threshold voltage shift and  $-1.0$  V PMOS threshold voltage shift. The ratio of PMOS transistor width to NMOS transistor width was determined, so that the preradiation signal data fall time should be equal to the postradiation signal data rise time [37]. Clocked gate CMOS circuits and NAND logics were successfully introduced, instead of transfer gate CMOS circuits and NOR logics, respectively. Total dose radiation test results showed the possibility of > 10 MHz operation **VLSI** circuits at **5 V** after radiation doses in excess of  $10<sup>5</sup>$  rad (Si).

*5.2 Radiation-hardened bulk CMOS VLSls* 

A 256k radiation hardened bulk CMOS SRAM was successfully developed [46, 47]. A 10k gate radiation hardened CMOS gate array was also developed [33]. By personalising the 1Ok gate radiation hardened gate array, a 16 bit microprocessor for a space satellite with 10 years of mission life was successfully developed [52]. NOR gates were suppressed to **use** in this chip design [32]. Moreover, a 32 bit radiation hardened microprocessor was reported [48].

The features used in the 10k gate CMOS gate array hardening were **as** follows. A total dose of lOOk rad (Si) radiation hardness was realised by introducing a thin field oxide between the source/drain diffusion layers and a thick field oxide in NMOS transistors both in basic cells and **1/0** cells, and a buried P+ diffusion layer at the P well edge in basic cells without sacrificing speed performance. NMOS and PMOS gate lengths in basic cells were  $2 \mu m$ , and the gate widths were  $36.9 \mu m$  and 38.5  $\mu$ m, respectively. The wide gate width transistor introduction is effective for SEU protection. The chips were fabricated with a gate oxide thickness of **250A**  using Si gate Epi CMOS technology.

#### **6 Conclusions**

For space or nuclear plant applications, radiation tolerant high performance CMOS **VLSI** circuit designs, utilising scaled CMOS/SOS technology and scaled bulk CMOS technology, have **been** reviewed, placing strong emphasis on total dose radiation hardness.

Process, device, and circuit technologies for total dose radiation hardening have **been** discussed, based on radiation induced degradations for logic threshold in a CMOS inverter, logic delay in a CMOS ring oscillator, balance operation in a CMOS current mirror **sense**  amplifier, and write/read operation in a six transistor Flip Flop CMOS memory cell.

Low temperature process and thin oxide introductions have been shown to be effective for radiation induced threshold voltage shift reduction. Total dose radiation induced field leakage is suppressed by introducing a thin field oxide between the source/drain diffusion layers, and a thick field oxide in NMOS transistors, combined with the buried  $P<sup>+</sup>$  diffusion layer at the P well edge, without sacrificing speed performance.

In addition to process and device technologies for total dose radiation hardening, usefulness for NAND logics and static circuits in radiation tolerant CMOS **VLSI** designs have **been** shown. Furthermore, radiation tolerance superiority of clocked gate CMOS circuits to transfer gate CMOS circuits in SOS devices, have been indicated.

Latchup immunity and SEU immunity have also been discussed for both SOS and bulk devices.

Based on above mentioned investigations, radiation hardened CMOS/SOS **VLSIs,** and radiation hardened bulk CMOS **VLSIs** have been successfully developed.

The entire work described in this paper has made it possible to design radiation hardened high performance VLSI circuits for space or nuclear plant applications, utilising both CMOS/SOS and bulk CMOS technology.

#### **7 Acknowledgment**

The research and development for the 10k gate CMOS gate array and the 16 bit microprocessor described in this

*IEE PROCEEDINGS-G, Vol. 139, No. 3, JUNE 1992* 

**292** 

paper were performed at the Semiconductor Device Engineering Laboratory (SDEL), Toshiba Corporation, sponsored by the National Space Development Agency of Japan.

The author wishes to thank the staff members in the SDEL and M. Shibuya in the Microelectronics Center, Toshiba Corporation, for their valuable discussions. Special thanks are also due to Dr T. Iizuka, the President of Hillstone Inc. and Sein Microsystem Lab., for his encouragement during the preparation of this manuscript.

#### *8* **References**

k

- **<sup>1</sup>**KING, E.E., NELSON, G.P., and HUGHES, H.L.: The effects of ionizing radiation on various CMOS integrated circuit structures',<br>*IEEE Trans.*, 1972, NS-19, (6), pp. 264-270<br>2 GAW, E.T., and OLDHAM, W.G.: 'Properties of heavily irradiated
- 
- MOSFETs', IEEE Trans., 1974, NS-21, (6), pp. 124–129<br>3 SCHLEISER, K.M.: 'Radiation hardening of CMOS/SOS integrated circuits', IEEE Trans., 1974, NS-21, (6), pp. 152–158
- **4** THOMAS, A.G., BULTER, S.R., GOLDSTEIN, J.I., and PARRY, P.D.: 'Electron beam irradiation effects in thick-oxide MOS capacitors', *IEEE* **Trans., 1974,** NS-21, **(4).** pp. **14-19**
- **5** SROUR, J.R., CURTIS, O.L., and CHIU, K.Y.: 'Charge transport studies in SO,: processing effects and implications for radiation hardening', *IEEE* **Trans., 1974,** NS-21, **(a),** pp. **73-80**
- **6** SAH, C.T.: 'Origin of interface and oxide charges generated by ion-izing radiation', *IEEE* **Trans., 1976,** NS-U, pp. **1563-1568 7** LENAHAN, P.M., and DRESSENDORFER, P.V.: 'Hole traps and
- trivalent silicon centers in metal/oxide/silicon devices', *J.* Appl. Phys., **1984, 55, (lo),** pp. **3495-3499**
- **8** ZEKERIYA, V., WONG, A., and MA, T-P.: Spatial distribution of radiation-induced interface traps under the gate of an Al/SiO<sub>2</sub>/Si capacitor', *Appl. Phys. Lett.*, **1985, 46**, (1), pp. 80–82<br>9 SANDERS, T.J.: 'Silicon gate CMOS on bulk silicon for ionizing
- radiation environments', *IEEE* **Trans., 1979,** NS-26. **(6).** pp. **5056- 5059**
- 10 KJAR, R.A., and BELL, J.E.: 'Characteristics of MOS circuits for radiation-hardened aerospace systems', *IEEE* **Trans., 1971,** NS-18, **(6),** pp. **258-262**
- **11** HABING, D.H., and SHAFER, B.D.: 'Modeling and radiation effects study of an LSI/MOS logic system', *IEEE* **Trans., 1971,**  NS-18, **(6),** pp. **263-271**
- **12** BURGHARD, R.A., and GWYN, C.W.: 'Radiation failure modes in CMOS integrated circuits', *IEEE Trans.*, 1973, NS-20, (6), pp. 300-<br>306
- **306 13** RAYMOND, J.P., and POCOCK, D.N.: Transient ionizing radiation effects in MOS/LSI', *IEEE* **Trans., 1971,** NS-18, **(6).** pp.
- 188-294<br>14 BRUCKER, G.J.: 'Transient and steady-state radiation response of<br>CMOS/SOS devices', *IEEE Trans.*, 1974, NS-21, (6), pp. 201-207<br>15 GUENZER, C.S., WOLICKI, E.A., and ALLAS, R.G.: 'Single event<br>upset of dynamic R
- **1979, NS26,** *(6),* pp. *so4g-5652*  **16** KOLASINSKI, W.A., BLAKE, J.B., ANTHONY, J.K., PRICE,
- W.E., and SMITH. E.C.: 'Simulation of cosmic-ray induced soft errors and latchup in integrated-circuit computer memories', *IEEE*  ~ **Trans., 1979,** NSi& **(6).** pp. **5087-5091**
- 17 OCHOA, A., and DAWES, W.: 'Latch up control in CMOS integrated circuits', IEEE Trans., 1979, NS-26, (6), pp. 5065-5068
- **18** SIVO, L.L., PEDEN, J.c., BRETTSCHNEIDER, M., PRICE, w., and PENTECOST, P.: 'Cosmic-ray-induced soft errors in static<br>MOS memory cells', IEEE Trans, 1979, NS-26, (6), pp. 5042-5047<br>19 PICKEL, J.C., and BLANDFORD Jr., J.T.: 'Cosmic-ray-induced<br>errors in MOS devices', IEEE Trans.,
- **1015**
- **20** WILKIN, N., SELF, C.T., and EISEN, H.: 'Ionizing dose rate effects in microprocessors', *IEEE* **Trans., 1980,** NS-27, **(6),** pp. **1420- 1424**
- **21** DOSIER, C.M., BROWN, D.B., and SANDELIN, J.W.: 'Dose and dose rate dependence of 8080A microprocessor failures', IEEE<br>Trans., 1980, NS-27, (6), pp. 1299-1304<br>**22 KOGA, R., and KOLASINSKI, W.A.: 'Heavy ion-induced single**
- event upsets of microcircuits: A summary of the Aerospace Cor-poration test data', *IEEE* **Trans., 1984,** NS-31, **(6),** pp. **1190-1195 23** HATANO, H., and SHIBUYA, M.: 'CMOS logic circuit optimum
- design for radiation tolerance', *IEE Electr. Lett.,* **1983, 19, (23),** pp. **977-979**
- **24** SHIBUYA, M., MITSUMOTO, *S.,* NAKANO, H., ISHII, **S.,** and KOIIMA, H.: Temperature dependence of annealing of gamma-ray

*IEE PROCEEDINGS-G,* **Val.** *139, No. 3, JUNE I992* **293** 

radiation damage on SOS transistors', IEEE **Trans, 1984,** NS31, **(a),** pp. **1289-1292** 

- *25* SHIBUYA, M., and HATANO, **H.:** 'A *study* for ensuring **high** relia-SHIBUYA, M., and HATANO, H.: 'A study for ensuring high reliability of radiation hardened LSIs', in 'Extended Abstracts of the 3rd International Workshop on Future Electron Devices -- Radiation Hardened Semiconductor Devic Hardened Semiconductor Devices', pp. **51-56** Tokyo, **1986.**
- **26** DERBENWICK, G.F., **and** GREGORY, B.L: 'Optimization of radiation-hardened *CMOS* integrated circuits', *lEEE* **Trans., 1975,**  NS-22, *(6).* **pp. 2151-2156**
- **27** HATANO, **H,** UCHIDA, *Y,* ISOBE, M, MAEGUCHI, K, and TANGO, H.: **'Floating** substrate &ects in *SOS* VLSIs', IEEE *Int. Elect. Devices Meeting* **Tech.** *Digest,* **1981,** pp. **359-362,** Washington,
- DC **28** HATANO, H.: 'Floating substrate effects **on spced** performance in scaled CMOS/SOS circuits', *IEE Elect. Lett.,* **1986,** *22,* **(4),** pp. 177-179<br>**HATANO.** H., and SHIBUYA. M.: 'Total dose radiation effects on
- **<sup>29</sup>**HATANO, H., and SHIBUYA, M.: Total dose radiation effects **on** CMOS ring oscillators orerating during irradiation', *IEEE Elect.*
- *Device Lett.*, 1983, **EDL-4**, (12), pp. 435-437<br>30 ISOBE, M., UCHIDA, Y., MAEGUCHI, K., MOCHIZUKI, T.,<br>KIMURA, M., HATANO, H., MIZUTANI, Y., and TANGO, H.:<br><sup>2</sup>An 18 ns CMOS/SOS 4K static RAM', *IEEE J.*, 1981, SC-16, (5), pp. **460-465**
- **31** NARUKE, K., YOSHIDA, M., MAEGUCHI, K., and TANGO, H.: 'Radiation-induced interface states of poly-Si gate MOS capa-citors using **low** temperature gate oxidation', IEEE **Tram., 1983,**  NS-30, **(6h** pp. **4054-4058**
- **32** HATANO, H., YOSHII, I., TAKATSUKA, **S.,** and HOSHINO, N.: 'Radiation-hardened CMOS gate arrays', **Toshiba** *Rev.,* **1988.43,** *(7),*
- pp. 985–588<br>33 HATANO, H., YOSHII, I., SHIBUYA, M., TAKATUKA, S., SHINOHARA, T., NOGUCHI, T., YAMAMOTO, K., FUJI, H., and ABE, R.: 'A radiation-hardened 10K-gate CMOS gate array', IEEE Trans., 1989, NS-36, (6), pp. 2435–24
- 'Process technology for radiation-hardened CMOS integrated ar-cuits', *IEEE J.,* **1976, SC-11, (4).** pp. **459-465 35** SHIONO, N., SHIMAYA, M., and SANO, K.: 'Ionizing radiation
- 
- effects in MOS capacitors with very thin gate oxide',  $JAP$ .  $J$ . Appl.<br>
Phys., 1983, 22, (9), pp. 1430-1435<br>
36 HANNO, H., and DOI, K.: 'Radiation-tolerant high-performance<br>
CMOS VLSI circuit design', IEEE Trans., 1985, N Space Radiation Effects, Monterey, **1985.**
- 37 HATANO, H., and TAKATSUKA, S.: 'Radiation-tolerant 50 MHz<br>bulk CMOS VLSI circuits utilising radiation-hard NMOS transistors', IEEE Trans., 1986, NS-33, (5), pp. 1126-1130
- 38 HATANO, H., and TAKATSUKA, **S.:** Total dose radiation-hardened latch-up free CMOS structures for radiation-tolerant VLSI designs', *IEEE* **Trans., 1986,** NS-33, **(6),** pp. **150-1509** and IEEE **23rd** Annual Conference on Nudear and Space Radiation Effects. Providence, **1986**
- 39 KIM, W.S., MNICH, T.M., CORBETT, W.T., TREECE, R.K., GIDDINGS, A.E., and JORGENSEN, J.L.: 'Radiation-hard design principles utilized in CMOS 8085 microprocessor family', IEEE Trans., 1983, NS-30, (6), pp. 4229-4234
- 40 HATANO, H., and SAKAUE, K.: 'CMOS shift register circuits for radiation-tolerant VLSIs', *IEEE* **Trans., 1984,** NS31, *(9* pp. **1034- 1038**
- **41** SMITH, L.S., NICHOLS, D.K., COSS, J.R., PRICE, W.E., and BINDER, D.: Temperature and epi thickness dependence of the heavy ion induced latchup', *IEEE* **Trans., 1987,** NS-34, **(6),** pp. **18MT1802**
- **42** DIEHL, S.E., OCHOA Jr., A., DRESSNWRFER, P.V., KOGA, R., and KOLASINSKI, W.A.: 'Error analysis and prevention of
- cosmic ion-induced soft errors in static CMOS RAMs', IEEE<br>Trans, 1982, NS-29, (6), pp. 2032-2039<br>43 GIDDINGS, A.E., HEWLETT, F.W., TREECE, R.K., NICHOLS,<br>D.K., SMITH, L.S., and ZOUTENDYK, J.A.: 'Single event upset<br>immune i
- NS-32, **(6),** pp. **4159-4163 44** AXNESS, C.L., SCHWANK, J.R., and WINOKUR, P.S.: Single event upset in irradiated **16k** CMOS SRAMs', *IEEE* **Trans, 1988,**
- NS-35, **(6),** pp. **1602-1607 45** JENKINS, W.C., MARTIN, R.L., and HUGHES, H.L.: 'Character-ization of an ultra-hard CMOS 64k static RAM, *IEEE* **Trans, 1987,** NS-34, **(a),** pp. **1455-1459**  *46* KUSHNER, R.A., KOHLER, R.A., STEENWYK, S.D., DESKO,
- J.C., ALCHESKY, L.C., ARNOLD, R.H., BENEVIT, C.A., LEE, K.H., and C.J. LONGFELLOW, D.A., LEE, K.H., and T. D. C. LEORONS, R.S.: 'Fabrication and total dose testing of a 256k x I radiation hardened SRAM', *IEEE Trans.*, 198 **1667-1669**
- 47 SEXTON, F.W., FU, **IS.,** KOHLER, R.A., and KOGA, R.: 'SEU characterization of a hardened CMOS 64k and 256k SRAM, *IEEE*
- Tram., 1989, **NS-36, (6),** pp. 2311-2317 48 HASS, KJ., TREECE, R.K., and GIDDINGS, A.E.: 'A radiation-hardened 16/32-bit micropr-r', **IEEE Trans.,** 1989, **NS-36,** (6), pp. 2252-2257
- 
- 49 ROCKETT, Jr., L.R.: 'An SEU-hardened CMOS data latch design',<br>
IEEE Trans., 1988, NS-35, (6), pp. 1682–1687<br>
50 HWANG, M.S., and HEUNER, R.C.: 'High-reliability, radiation-<br>
hardened CMOS/SOS 64k-word by 1-bit static RA
- 51 GOELOE, G.T., HANIDU, G.A., and LEE, K.H.: 'Radiation-hard SRAM on ISETM and SIMOX substrates'. Technical Program of the IEEE 27th Ann. Conf. on Nuclear and Space Radiation Effects,
- p. 35, 1990<br>S2 ICHIKAWA, S., KAWADA, Y., MINE, M., ISHIGE, Y., and<br>ITSUKAICHI, A.: 'Fault-tolerant computing system, on-board<br>computing and software for Engineering Test Satellite-IV (ETS-IV)<br>attitude control subsystem'.
- 

 $\bar{z}$ 

**294** *IEE PROCEEDINGS-G, Vol. 139, No. 3, JUNE 1992*