

NOVELLUS

Innovative Technology. Trusted Productivity.

The Interconnect Challenge Bob Havemann Havemann Novellus Systems, Inc.

16th Biennial University Government Industry Microelectronics Symposium Microelectronics Symposium June 26, 2006 June 26, 2006

→ Interconnect Scaling

- Fabrication options
- Benefits of Cu/Low k

· **Engineering "C"**

- Reducing k effective
- Optimizing mechanical properties

· **Engineering "R"**

- Thinner barriers
- Optimizing Cu resistivity

· **Summary**

Interconnect Fabrication Options Interconnect Fabrication Options

Logic devices have fully transitioned from Al to Cu interconnect; **transition from Al to Cu for Memory devices is in progress**

Logic Depth = 12 Gates

NOVELLUS

Interconnect Hierarchy Interconnect Hierarchy 90 nm DSP Example 90 nm DSP Example

A Typical Chip Scaling Scenario A Typical Chip Scaling Scenario Global Wires Do Not Scale In Length

A More Advanced Chip

Global wire between macros

Interconnect Delay vs. Technology Node For ITRS Design Rules/Material Parameters

Process Technology Node (nm)

NOVELLUS

Relative D Relative Delay

Benefits of Cu and Low k Interconnects Benefits of Cu and Low k Interconnects

 $\sf Crosstalk \thicksim C_{L\text{-}L}$ / $(\sf{C_{L\text{-}L}}+\sf{C_{L\text{-}G}})$

Reduced Crosstalk Noise $N \sim C_{1-l}/C$ Total

Line-to-line Capacitance = $C_{\text{L-}L}$ Line-to-ground Capacitance = C_{L-G}

Cu Interconnect Evolution vs. Technology Node Cu Interconnect Evolution vs. Technology Node

Engineering RC requires new materials and processes

New materials have both benefits & concerns New materials have both benefits & concerns

· **Performance**

- RC delay
- Crosstalk (~ $\rm C_{II}/C_{T})$
- Power dissipation (~CV²f)

· **Reliability**

- Time Dependent Dielectric Breakdown (TDDB)
- •Bias Thermal Stress (BTS)
- Via Stress Migration (VSM)
- Electromigration (EM)

· **Packaging**

- Mechanical Integrity
- Heat Dissipation

· **Goal is reduction in "effective" dielectric** · **Goal is reduction in "effective" dielectric constant (k) by minimizing: constant (k) by minimizing:**

- k of bulk dielectric material k of bulk dielectric material
- k of dielectric barrier k of dielectric barrier
- Damage to low k during processing Damage to low k during processing
- Moisture absorption in low k material Moisture absorption in low k material
	- **Requires hermetic barrier Requires hermetic barrier**

· **Must also optimize mechanical properties** · **Must also optimize mechanical properties**

- Hardness, modulus, stress, cohesive strength, Hardness, modulus, stress, cohesive strength, cracking limit cracking limit
- Adhesion
- Pore size and connectivity Pore size and connectivity

Must simplify porous low k integration to realize benefits

· **Low k dielectrics required for capacitance scaling, but:**

- Weaker electrical and mechanical properties are a concern
	- **UV Thermal Processing (UVTP) improves film modulus**
- High porosity of Ultra Low k (ULK) films presents integration issues
	- **Reduced pore interconnectivity enables standard process for lower cost**

Integration of ultra low k dielectrics demonstrated at k = 2.5

Making a Reliable SiC Diffusion Barrier Resistance to moisture and oxygen ance to moisture and oxygen

Hermeticity of the dielectric barrier is key to Cu/low k reliability

NOVELLUS

· **Goal is to lower interconnect resistance by:** · **Goal is to lower interconnect resistance by:**

- Alleviating contact R increase through material changes Alleviating contact R increase through material changes
	- **Replace high resistivity Ti/TiN with WN Replace high resistivity Ti/TiN with WN**
- Reducing barrier thickness to maximize Cu volume in trench Reducing barrier thickness to maximize Cu volume in trench – **While maintaining reliability** – **While maintaining reliability**
- Reducing via resistance by optimizing: Reducing via resistance by optimizing:
	- **Etch and post-etch clean Etch and post-etch clean**
	- **Pre-sputter clean Pre-sputter clean**
	- **Barrier deposition Barrier deposition**

· **Must also optimize resistivity for smaller feature sizes** · **Must also optimize resistivity for smaller feature sizes**

• Optimization of Cu plating chemistry and anneal • Optimization of Cu plating chemistry and anneal

· **Contact resistance increasing with scaling:**

• Control of resistance with scaling \rightarrow DirectFill™ WN/Low ρ W

Elimination of Ti/TiN liner improves R in scaled contacts

Scaling Cu Barrier/Seed

· **Lower line resistance achieved by optimizing Cu volume:**

•Requires thinner barrier while maintaining barrier integrity

Thinner barrier alleviates line resistance increase with scaling, but process optimization required to maintain interconnect reliability

RF HCM™ Barrier RF HCM™ Barrier Step Coverage Step Coverage

Novellus Systems Proprietary Information

NOVELLUS

· **Challenges for Cu fill of smaller feature size:**

- Smaller features require faster bottom-up fill without overplating
- Must compensate for nonuniform current distribution from thin Cu seed

New plating chemistry & tool enhancements enable Cu fill extendibility

· **Cu resistivity increases with smaller feature size:**

- Electron scattering from grain boundaries and sidewalls
- •Optimized chemistry/anneal gives large grain size & lower resistivity

Copper Anneal/Plating Chemistry Optimized for Large Grain Size

Lower effective Cu resistivity with optimized plating chemistry & anneal

- **→ Interconnect performance needs have led to the introduction of Cu and low k dielectrics introduction of Cu and low k dielectrics**
	- Cu interconnects mainstream for Logic devices Cu interconnects mainstream for Logic devices
	- Transition to Cu interconnects underway for Memory devices Transition to Cu interconnects underway for Memory devices
- · **The successful integration of Cu/low k has required** · **The successful integration of Cu/low k has required the resolution of numerous technical challenges the resolution of numerous technical challenges**
	- Cu/low k (k=2.9-3.0) in production at 90nm/65nm technology nodes Cu/low k (k=2.9-3.0) in production at 90nm/65nm technology nodes
	- Cu/low k (k=2.5) in development for 45nm production in 2008 Cu/low k (k=2.5) in development for 45nm production in 2008
- · **Even greater challenges lie ahead** · **Even greater challenges lie ahead**
	- Lower k dielectrics (k < 2.5), ultra thin (< 3nm) metal barriers, fill of Lower k dielectrics (k < 2.5), ultra thin (< 3nm) metal barriers, fill of sub-50nm features, scaling effects, etc. sub-50nm features, scaling effects, etc.

· **Collaboration between industry, universities and** · **Collaboration between industry, universities and government is key to fostering innovative solutions government is key to fostering innovative solutions and fueling the IC scaling engine and fueling the IC scaling engine**