Optimization of Gate-Level Area in High Throughput Multiple Constant Multiplications

Levent Aksoy  
INESC-ID  
Lisboa, Portugal

Eduardo Costa  
Universidade Catolica de Pelotas  
Pelotas, Brazil

Paulo Flores  
INESC-ID/IST TU Lisbon  
Lisboa, Portugal

José Monteiro  
INESC-ID/IST TU Lisbon  
Lisboa, Portugal

Abstract—This paper addresses the problem of optimizing gate-level area in a pipelined Multiple Constant Multiplications (MCM) operation and introduces a high-level synthesis algorithm, called Hcub-DC+ILP. In the Hcub-DC+ILP algorithm, initially, a solution with the fewest number of operations under a minimum delay constraint is found by the Hcub-DC Algorithm. Then, the area around this local minimum point is explored exactly using a 0-1 Integer Linear Programming (ILP) technique that considers the gate-level implementation of the pipelined MCM operation. The experimental results at both high-level and gate-level clearly show the efficiency of Hcub-DC+ILP over previously proposed prominent MCM algorithms.

I. INTRODUCTION

The MCM operation, that realizes the multiplication of a set of constants \( C \) by a single variable \( x \), \( y_j = c_j x \), is a central operation and performance bottleneck in many Digital Signal Processing (DSP) systems such as, Finite Impulse Response (FIR) filters and Discrete Cosine Transforms (DCT). Since the implementation of a multiplication operation in hardware is expensive in terms of area, delay, and power dissipation, the constant multiplications are generally realized using only addition, subtraction, and shift operations. Note that in bit-parallel MCM design, shifts can be realized using only wires without representing any area cost. Hence, an important and well-known optimization problem, called the MCM problem, is to realize the constant multiplications using the minimum number of addition/subtraction operations, which is NP-complete.

Over the years many efficient exact [1], [2] and approximate [3], [4] methods have been introduced for the MCM problem. The main idea behind these algorithms is to maximize the sharing of partial products that significantly reduces the number of operations and, consequently, the area of the MCM design. As a simple example, consider the constant multiplications \( 59x \) and \( 89x \) given in Figure 1(a). While the shift-adds realization of constant multiplications without partial product sharing leads to an MCM design with 5 operations (Figure 1(b)), the exact algorithm [2] finds a solution with 3 operations sharing the partial product 15x (Figure 1(c)).

In many DSP systems, delay and throughput are also crucial parameters, with circuit area being in many cases expandable in order to achieve these performance targets. The delay of the MCM design is generally considered as the number of adder-steps, which denotes the maximal number of adders/subtracters in series to produce any constant multiplication [5]. Thus, the MCM problem under a delay constraint is defined as finding the minimum number of operations that generate the constant multiplications without violating the delay constraint. Algorithms proposed for this problem can be found in [5], [6].

On the other hand, the throughput of a DSP system is generally increased by pipelining. The basic idea in pipelining is to overlap the processing of several tasks so that more intermediate tasks can be completed at the same time. For the pipelined realization of an MCM operation, an efficient design methodology was introduced in [7], [8]. In these methods, initially a set of addition/subtraction operations realizing the constant multiplications is found by a high-level algorithm. Then, the MCM operation is divided into \( n \) stages, where \( n \) is the number of adder-steps of the MCM design, and pipeline registers are inserted for each input of an operation at each stage. Also, the outputs of operations realizing the constant multiplications to be synthesized are carried to the last stage using pipeline registers. Figure 2(a) presents the pipelined realization of the MCM operation obtained by the exact algorithm [2] given in Figure 1(c) using this method.

Observe from Figure 2(a) that the gate-level area of a pipelined MCM design is related with the number of addition/subtraction operations. Hence, in [7], the authors improved the RAG-n algorithm [3] in order to obtain an MCM design with less number of operations. The gate-level area also depends on the number and size of the pipeline registers, that are related with the adder-step and bit-width of each operation realizing a constant multiplication. Hence, in [8], the authors proposed a high-level algorithm based on RAG-n, that focuses on synthesizing the constant multiplications at low logic depth by using partial products with low bit-widths.

However, the algorithms of [7], [8] do not take into account the implementation costs of adders, subtractors, and pipeline registers in hardware and they are not equipped with efficient partial product sharing heuristics [2], [4]. Hence, this paper ad-

This work was supported by the Portuguese Foundation for Science and Technology (FCT) research project Multicon - PTDC/EIA-EIA/103532/2008.
addresses the gate-level area optimization problem in a pipelined MCM operation, which is defined as finding a set of operations that realizes the constant multiplications and yields a pipelined MCM design with optimal area at gate-level.

This paper proceeds as follows. Section II describes the HCUB-DC+ILP algorithm, experimental results are presented in Section III, and we conclude the paper in Section IV.

II. THE PROPOSED APPROACH

The HCUB-DC+ILP algorithm consists of two efficient methods, the Hcub-DC [6] algorithm, i.e., the modified version of Hcub [4] for the MCM problem under a delay constraint, and an ILP technique. In each iteration of HCUB-DC+ILP, while Hcub-DC finds a solution with the fewest number of operations respecting the minimum delay constraint on the MCM instance, the ILP technique formalizes the optimization of gate-level area problem in a pipelined MCM design as a 0-1 ILP problem on the solution of Hcub-DC. Returning to our example in Figure 2, the pipelined implementations of 59x and 89x obtained by the solutions of Hcub-DC and HCUB-DC+ILP are presented in Figures 2(b)-(c) respectively.

A. Implementation of the HCUB-DC+ILP Algorithm

In a preprocessing phase, the constants to be multiplied by a variable are converted to positive and then, made odd by successive divisions by 2. The resulting constants are stored without repetition in a set called target set $T$, the maximum bit-width of the target constants, $bw$, is determined, and the minimum adder-step of the MCM design, $N$, is computed as given in [5]. The HCUB-DC+ILP algorithm, whose pseudocode is given in Figure 3, takes these parameters as an input.

In the iterative loop of HCUB-DC+ILP (lines 3-14), we initially find a set of operations, $O$, that implements the constant multiplications under the minimum adder-step constraint using Hcub-DC with a different seed at each time. Then, we determine the intermediate and target constants and their adder-step values in $O$ and store them in a set called ready set $R$. In order to increase the number of possible implementations of a constant in the ILP function, we add the depth-1 constants to $R$ if they do not exist. The depth-1 constants have the adder-step value 1 and are in the form of $2^i+1$ and $2^i+3$, where $i$ ranges between 1 and $bw$. To avoid unnecessary computations, we check if $R$ is already included in $Rset$ which is a set that stores all the ready sets given to the ILP function.

B. Implementation of the ILP Technique

The ILP technique used in HCUB-DC+ILP consists of four main parts: i) generation of constant implementations; ii) construction of the Boolean network that represents the implementations of constants; iii) formulation of the problem as a 0-1 ILP problem; iv) obtaining the minimum solution.

1) Generation of Constant Implementations: In the ILP function, initially, the elements of $R$ are sorted according to their adder-step values in ascending order. Then, in an iterative loop, an element from $R$, $r$, with its adder-step (stage) value $d_r$, is assigned to the output $w$ of the A-operation [4], $w = 2^{d_u}u + (-1)^{d_v}2^{d_v}v 2^{-rs_w}$, where $u$ and $v$ are positive and odd input operands, and $s \in \{0, 1\}$ is the sign, which determines if an addition or a subtraction operation is to be performed; $ls_u, ls_v \geq 0$ are integers denoting left shifts of the operands; and $rs_w \geq 0$ is an integer indicating a right shift of the

This value is determined empirically based on experiments.
result. Then, constants from $R$, $r_j$ and $r_k$ with $j,k < i$ and $\max(d_j, d_k) + 1 \leq d_i$, are assigned to the inputs of the A-operation, $u$ and $v$, and the values of $s$, $ls_n$, $ls_v$, and $rs_w$ are searched exhaustively to realize $r_i$. Note that left shifts are allowed to be at most $bw + 1$. Each A-operation implementing $r_i$ is stored in a set called $S_i$ and its implementation cost is computed as given in [9]. This procedure is repeated for each element of $R$. Note that each operation realizing a constant in the solution of Hcub-DC is also considered in this case, which ensures that the optimized pipelined MCM design will always have less or equal area as that obtained by Hcub-DC.

2) The Boolean Network: All possible implementations of elements of $R$ are represented in a Boolean network that includes only AND and OR gates. While an AND gate represents an addition/subtraction operation implementing $r_i$, an OR gate combines all implementations of $r_i$ in $S_i$. The outputs of the network are the outputs of OR gates representing the elements of $T$ and its input is the input variable $x$ denoted by 1.

Also, we need to include the optimization variables into the network so that the 0-1 ILP problem can be easily constructed. In proposed model, the optimization variables are associated with addition/subtraction operations and pipeline registers.

For each adder/subtractor denoted as an AND gate in the network, we generate an optimization variable, $opta_{i\pm b}$, where $a$ and $b$ stand for the inputs of the operation, and we include it to the inputs of the corresponding AND gate. The cost value of this type of optimization variable in the cost function is the gate-level area cost of the operation as computed in [9].

To determine the optimization variables associated with the pipeline registers, for each intermediate constant $ic$ at the inputs of operations, we find the maximum of the adder-step values of operations, in which $ic$ is one of the inputs, and obtain $md_{ic}$, as the minus 1 of this maximum value. Then, for each intermediate constant $ic$, we generate the optimization variables, $opta_{ic@d_{ic}}, opta_{ic@d_{ic} + 1}, \ldots, opta_{ic@md_{ic}}$, with $d_{ic} > 0$.

The cost value of this type of optimization variable in the cost function is determined as the implementation cost of a register at gate-level including $m + [\log_2 ic]$ of D flip-flops, where $m$ is the bit-width of the input variable $x$. Then, we generate a 2-input AND gate to include each of these optimization variables into the network. While the first input of this AND gate is the optimization variable denoting the constant $ic$ at stage $s$, $opta_{ic@s}$, its second input is the output of the OR gate representing $ic$, if stage $s$ is equal to $d_{ic}$ or otherwise, the output of the AND gate that includes the optimization variable $opta_{ic@s-1}$. Note that $s$ varies in between $d_{ic}$ and $md_{ic}$. For the target constants, we do not need to generate such optimization variables, since their implementations are aimed.

Returning to our example in Figure 1, Figure 4 presents the network including the optimization variables constructed after a solution is obtained by Hcub-DC and depth-1 constants are added to $R$. Note that due to the space limitations, only a few implementations of target constants are shown in this figure. Also, 1-input OR gates for the intermediate constants 5, 7, and 9 are omitted and the type of an operation is shown inside of the AND gates representing adders/subtractors.
average less than 0.5s. This is because of the small size of 0-1 ILP problems since the possible implementations of constants are limited to only the elements in the ready set. On the other hand, the runtime of the 0-1 ILP solver outside the iterative loop of HCUB-DC+ILP (line 18 of Figure 3) was maximum 63.7s and was 24.1s on average. This is because of larger 0-1 ILP problems due to the inclusion of depth-2 constants.

Table II presents the gate-level results of pipelined MCM operations obtained by the high-level synthesis algorithms given in Table I. It also introduces the gate-level results on pipelined realizations of constant multiplications using the logic synthesis tool enabling retiming. In this case, we defined the MCM operation as multiplications of constants by a variable and then, inserted $n$ stage cascaded pipeline registers for each output of the MCM operation in VHDL description of the circuit, where $n = 3$, the same as in HCUB-DC+ILP. Moreover, it presents the gate-level results on non-pipelined (combinational) shift-adds implementations of the MCM designs based on the solutions of HCUB-DC+ILP. Note that the gate-level results were obtained using Cadence Encounter RTL Compiler with UMCLogic 0.18\(\mu\)m Generic II library. In Table II, $A$ (\(mm^2\)), $D$ (\(ns\)), and $P$ (\(mW\)) indicate respectively the area, the delay in the critical path, and the power dissipation values. The bit-width of the input variable was taken as 16 in this experiment.

Observe from Table II that the solutions of HCUB-DC+ILP also lead to pipelined MCM designs with minimum area at gate-level when compared to those synthesized using the solutions of prominent MCM algorithms. The maximum area improvement of HCUB-DC+ILP over HCUB-DC is obtained as 10.82% on the first instance. Also, although the direct pipelined realization of MCM operations enabling retiming increases the throughput slightly on average with respect to the results of high-level algorithms, the area and power dissipation values are significantly increased in this case. Moreover, when the pipelined and non-pipelined results of HCUB-DC+ILP are compared, it can be observed that, although pipelining increases the area of the design due to pipeline registers and the latency, 3 clock cycles on these instances, it not only increases the throughput of the MCM design but also decreases the power dissipation. This is because the glitching that occurs in reconvergent paths in a combinational MCM design is blocked by the pipeline registers placed at each stage of the pipelined MCM design.

### IV. Conclusions

This paper presented a high-level algorithm for the optimization of gate-level area in pipelined MCM designs. The proposed approach can incorporate any MCM heuristic and can be applied to various optimization problems, such as the optimization of gate-level area in bit-parallel and digit-serial MCM designs, by only changing the 0-1 ILP formalization.

### REFERENCES


